Full-level, fast CMOS output buffer

Claim 2

An output buffer for driving widely varying capacitive and inductive loads which has a significant reduction in inductive ringing at an output node, comprising: pull-up circuit means responsive to a first control signal for generating a transition from a low logic level to a high logic level at the output node; said pull-up circuit means including a first inverter (46), a second inverter (48), a first pull-up N-channel transistor (N2), a NAND logic gate (42), and a second pull-up P-channel transistor (P2); said first inverter (46) having its input connected to receive the first control signal and its output connected to the input of said second inverter (48), the output of said second inverter (48) being connected to the gate of said first pull-up transistor (N2) and to a first input of said NAND gate (42), said first pull-up transistor (N2) having its drain connected to a supply potential and its source connected to the output node; said NAND gate (42) having a second input connected to receive the first control signal and its output connected to the gate of said second pull-up transistor (P2), said second pull-up transistor (P2) having its source connected to the supply potential and its drain connected to the output node; pull-down circuit means responsive to a second control signal for generating a transition from the high logic level to the low logic level at the output node; said pull-down circuit means including a third inverter (50), a fourth inverter (52), a first pull-down P-channel transistor (P3), a NOR logic gate (38), and a second pull-down N-channel transistor (N3); said third inverter (50) having its input connected to receive the second control signal and its output connected to the input of said fourth inverter (52) being connected to the gate of said first pull-down transistor (P3) and to a first input of said NOR gate (38), said first pull-down transistor (P3) having its source connected to the output node and its drain connected to a ground potential; said NOR gate (38) having a second input connected to receive the second control signal and its output connected to the gate of said second pull-down transistor (N3), said second pull-down transistor (N3) having its drain connected to the output node and its source connected to the ground potential, whereby output impedance is increased towards the end of an output transition and energy stored in parasitic inductance is decreased by said pull-up and pull-down transistors so as to reduce the inductive ringing while accelerating the completion of the output transition.

Claim 3

An output buffer as claimed in claim 1, wherein said second pull-up transistor (P2) and said second pull-down transistor (N3) are delayed in their turn-on times relative to the respective said first pull-up transistor (N2) and said first pull-down transistor (P3).

Claim 4

An output buffer as claimed in claim 2, further comprising first logic means responsive to a data input signal making a high-to-low transition for generating the first control signal.

Claim 5

An output buffer as claimed in claim 3, wherein said first logic means comprises a second NOR logic gate (36).

Claim 6

An output buffer as claimed in claim 4, further comprising second logic means responsive to the data input signal making a low-to-high transition for generating the second control signal.

Claim 7

An output buffer as claimed in claim 5, wherein said second logic means comprises a second NAND logic gate (40).

Claim 8

An output buffer as claimed in claim 6, wherein said first pull-up transistor (N2) is initially turned on followed quickly by the turning on of said second pull-up transistor (P2) for generating the low-to-high transition at the output node, and wherein said first pull-up transistor (N2) turns off at the end of the low-to-high transition so as to increase the output impedance.

Claim 9

An output buffer as claimed in claim 7, wherein said first pull-down transistor (P3) is initially turned on followed quickly by the turning on of said second pull-down transistor (N3) for generating the high-to-low transition at the output node, and wherein said first pull-down transistor (P3) turns off at the end of the high-to-low transition so as to increase the output impedance.

Claim 10

An output buffer as claimed in claim 1, wherein said NAND logic gate (42) is used to quickly turn off the second pull-up transistor (P2) when the output node is making a high-to-low transition.

Claim 11

An output buffer as claimed in claim 9, wherein said NOR logic gate (38) is used to quickly turn off the second pull-down transistor (N3) when the output node is making a low-to-high transition.

Claim 12

An output buffer for driving widely varying capacitive and inductive loads which has a significant reduction in inductive ringing at an output node, comprising: pull-up circuit means responsive to a first control signal for generating a transition from a low logic level to a high logic level at the output node; said pull-up circuit means including a first inverter (46), a second inverter (48), a first pull-up NPN bipolar transistor (Q1), a NAND logic gate (42), and a second pull-up PNP bipolar transistor (Q2); said first inverter (46) having its input connected to receive the first control signal and its output connected to the input of said second inverter (48), the output of said second inverter (48) being connected to the base of said first pull-up transistor (Q1) and to a first input of said NAND gate (42), said first pull-up transistor (Q1) having its collector connected to a supply potential and its emitter connected to the output node; said NAND gate (42) having a second input connected to receive the first control signal and its output connected to the base of said second pull-up transistor (Q2), said second pull-up transistor (Q2) having its emitter connected to the supply potential and its collector connected to the output node; pull-down circuit means responsive to a second control signal for generating a transition from the high logic level to the low logic level at the output node; said pull-down circuit means including a third inverter (50), a fourth inverter (52), a first pull-down PNP bipolar transistor (Q3), a NOR logic gate (38), and a second pull-down NPN bipolar transistor (Q4); said third inverter (50) having its input connected to receive the second control signal and its output connected to the input of said fourth inverter (52), the output of said fourth inverter (52) being connected to the base of said first pull-down transistor (Q3) and to a first input of said NOR gate (38), said first pull-down transistor (Q3) having its emitter connected to the output node and its collector connected to a ground potential; said NOR gate (38) having a second input connected to receive the second control signal and its output connected to the base of said second pull-down transistor (Q4), said second pull-down transistor (Q4) having its collector connected to the output node and its emitter connected to the ground potential, whereby output impedance is increased towards the end of an output transition and energy stored in parasitic inductance is decreased by said pull-up and pull-down transistors so as to reduce the inductive ringing while accelerating the completion of the output transition.

Claim 13

An output buffer for driving widely varying capacitive and inductive loads which has a significant reduction in inductive ringing at an output node, comprising: pull-up circuit means responsive to a first control signal for generating a transition from a low logic level to a high logic level at the output node; said pull-up circuit means including a first inverter (46), a second inverter (48), a first pull-up NPN bipolar transistor (Q1), a NAND logic gate (42), and a second pull-up PNP bipolar transistor (Q2); said first inverter (46) having its input connected to receive the first control signal and its output connected to the input of said second inverter (48), the output of said second inverter (48) being connected to the base of said first pull-up transistor (Q1) and to a first input of said NAND gate (42), said first pull-up transistor (Q1) having its collector connected to a supply potential and its emitter connected to the output node; said NAND gate (42) having a second input connected to receive the first control signal and its output connected to the base of said second pull-up transistor (Q2), said second pull-up transistor (Q2) having its emitter connected to the supply potential and its collector connected to the output node; pull-down circuit means responsive to a second control signal for generating a transition from the high logic level to the low logic level at the output node; said pull-down circuit means including a third inverter (50), a fourth inverter (52), a first pull-down PNP bipolar transistor (Q3), a NOR logic gate (38), and a second pull-down NPN bipolar transistor (Q4); said third inverter (50) having its input connected to receive the second control signal and its output connected to the input of said fourth inverter (52), the output of said fourth inverter (52) being connected to the base of said first pull-down transistor (Q3) and to a first input of said NOR gate (38), said first pull-down transistor (Q3) having its emitter connected to the output node and its collector connected to a ground potential; said NOR gate (38) having a second input connected to receive the second control signal and its output connected to the base of said second pull-down transistor (Q4), said second pull-down transistor (Q4) having its collector connected to the output node and its emitter connected to the ground potential, whereby output impedance is increased towards the end of an output transition and energy stored in parasitic inductance is decreased by said pull-up and pull-down transistors so as to reduce the inductive ringing while accelerating the completion of the output transition.

Claim 14

An output buffer as claimed in claim 11, wherein said second pull-up transistor (Q2) and said second pull-down transistor (Q4) are delayed in their turn-on times relative to the respective said first pull-up transistor (Q1) and said first pull-down transistor (Q3).

Claim 15

An output buffer as claimed in claim 12, further comprising first logic means responsive to a data input signal making a high-to-low transition for generating the first control signal.

Claim 16

An output buffer as claimed in claim 13, wherein said first logic means comprises a second NOR logic gate (36).

Claim 17

An output buffer as claimed in claim 14, further comprising second logic means responsive to the data input signal making a low-to-high transition for generating the second control signal.

Claim 18

An output buffer as claimed in claim 15, wherein said second logic means comprises a second NAND logic gate (40).

Claim 19

An output buffer as claimed in claim 16, wherein said first pull-up transistor (Q1) is initially turned on followed quickly by the turning on of said second pull-up transistor (Q2) for generating the low-to-high transition at the output node, and wherein said first pull-up transistor (Q1) turns off at the end of the low-to-high transition so as to increase the output impedance.

Claim 20

An output buffer as claimed in claim 17, wherein said first pull-down transistor (Q3) is initially turned on followed quickly by the turning on of said second pull-down transistor (Q4) for generating the high-to-low transition at the output node, and wherein said first pull-down transistor (Q3) turns off at the end of the high-to-low transition so as to increase the output impedance.