US4779014A
Expired / Lapsed
US
⏱️ 0.0 years remaining
BiCMOS logic circuit with additional drive to the pull-down bipolar output transistor
Assignee: Toshiba Corp
•
Filing: 1987-09-11
•
Granted: 1988-10-18
•
Expires: 2007-09-11
Abstract
Abstract A logic circuit comprises at least one signal input terminal, an output terminal, an output circuit including a first bipolar transistor coupled between the output terminal and a reference potential terminal, to discharge the output terminal, and an MOS type logic circuit for supplying to the base of the first bipolar transistor a signal of a level corresponding to an input signal supplied to the at least one signal input terminal. The logic circuit further comprises a control MOS transistor coupled between a power source terminal and the base of the bipolar transistor, for supplying part of the base current to the bipolar transistor in response to a signal at the output terminal.
Inventors
- 👤 Fujio Masuoka
- 👤 Kiyofumi Ochii
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 17:09
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/01; H03K19/013; H03K19/0136; H03K19/0008; H03K19/001; H03K19/02; H03K19/08; H03K19/094; H03K19/0944; H03K19/09448
Claims Analysis
Total Claims: 19
Claim 1
Independent Claim
107 words
A logic circuit comprising: at least one signal input terminal; an output terminal; output circuit means including a first bipolar transistor coupled between the output terminal and a reference potential terminal, to discharge said output terminal; MOS logic circuit means for supplying to the base of said first bipolar transistor a signal of a level corresponding to an input signal supplied to said at least one signal input terminal; and a control MOS transistor coupled between a power source terminal and the base of said bipolar transistor, and for supplying part of base current to the bipolar transistor in response to the signal at said output terminal.
Claim 2
Dependent Claim
107 words
A logic circuit comprising: at least one signal input terminal; an output terminal; output circuit means including a first bipolar transistor coupled between the output terminal and a reference potential terminal, to discharge said output terminal; MOS logic circuit means for supplying to the base of said first bipolar transistor a signal of a level corresponding to an input signal supplied to said at least one signal input terminal; and a control MOS transistor coupled between a power source terminal and the base of said bipolar transistor, and for supplying part of base current to the bipolar transistor in response to the signal at said output terminal.
Claim 3
Dependent Claim
76 words
The logic circuit according to claim 1, wherein said output circuit means further includes a second bipolar transistor coupled between said power source terminal and the output terminal, said logic circuit means includes a first MOS transistor of one channel type coupled between said power source terminal and the base of the second bipolar transistor, and a second MOS transistor of an opposite channel type coupled between said control MOS transistor and the first bipolar transistor.
Claim 4
Dependent Claim
27 words
The logic circuit according to claim 2, wherein said logic circuit means further includes a capacitor coupled between said second MOS transistor and the reference potential terminal.
Claim 5
Dependent Claim
41 words
The logic circuit according to claim 2, wherein said logic circuit means further includes a third MOS transistor coupled between said output terminal and the second MOS transistor, and whose conductivity is controlled by a signal at said signal input terminal.
Claim 6
Dependent Claim
34 words
The logic circuit according to claim 4, wherein said logic circuit means includes first and second resistor means which are respectively coupled between the bases and emitters of said first and second bipolar transistors.
Claim 7
Dependent Claim
43 words
The logic circuit according to claim 4, wherein said logic circuit means further includes fourth and fifth MOS transistors respectively coupled between the bases and emitters of said first and second bipolar transistors, and whose gates are coupled with said power source terminal.
Claim 8
Dependent Claim
67 words
The logic circuit according to claim 4, wherein said logic circuit means further includes a fourth MOS transistor coupled between the base and emitter of the first bipolar transistor, and whose gate is coupled with the output terminal, and a fifth MOS transistor coupled between the base of the second bipolar transistor and the reference potential terminal, and whose gate is coupled with the signal input terminal.
Claim 9
Dependent Claim
68 words
The logic circuit according to claim 4, wherein said logic circuit means further includes a fourth MOS transistor coupled between the base and emitter of the first bipolar transistor, and whose gate is coupled with the first MOS transistor, and a fifth MOS transistor coupled between the base of the second bipolar transistor and the reference potential terminal, and whose gate is coupled with the signal input terminal.
Claim 10
Dependent Claim
68 words
The logic circuit according to claim 4, wherein said logic circuit means further includes a fourth MOS transistor coupled between the base and emitter of the first bipolar transistor, and whose gate is coupled with the first MOS transistor, and a fifth MOS transistor coupled between the base of the second bipolar transistor and the second MOS transistor, and whose gate is coupled with the signal input terminal.
Claim 11
Dependent Claim
65 words
The logic circuit according to claim 1, wherein a plurality of said signal input terminals are provided, said output circuit means further includes a second bipolar transistor coupled between the power source terminal and output terminal, and said logic circuit means supplies to the bases of said first and second bipolar transistors signals of levels corresponding to signals at said plurality of signal input terminals.
Claim 12
Dependent Claim
117 words
The logic circuit according to claim 10, wherein said logic circuit means includes first MOS transistors of one channel type coupled in parallel between the power source terminal and the base of second bipolar transistor, and whose gates are respectively coupled with the plurality of signal input terminals, second MOS transistors of an opposite channel type coupled in series between the base of the first bipolar transistor and said control MOS transistor and whose gates are respectively coupled with the plurality of said input terminals, third MOS transistors of the opposite channel type coupled in series between the output terminal and control MOS transistor, and whose gates are respectively coupled with the plurality of said input terminals.
Claim 13
Dependent Claim
116 words
The logic circuit according to claim 10, wherein said logic circuit means includes first MOS transistors of one channel type coupled in series between the power source terminal and the base of second bipolar transistor, and whose gates are respectively coupled with the plurality of signal input terminals, second MOS transistors of an opposite channel type coupled in series between the base of the first bipolar transistor and control MOS transistor and whose gates are respectively coupled with the plurality of said input terminals, third MOS transistors of the opposite channel type coupled in parallel between the output terminal and control MOS transistor, and whose gates are respectively coupled with the plurality of said input terminals.
Claim 14
Dependent Claim
49 words
The logic circuit according to claim 11, wherein said logic circuit means further includes an MOS transistor of the opposite channel type coupled between the base of the first bipolar transistor and the reference potential terminal, and whose gate is coupled with the base of the second bipolar transistor.
Claim 15
Dependent Claim
49 words
The logic circuit according to claim 11, wherein said logic circuit means further includes MOS transistors of the opposite type coupled in series between the base of the second bipolar transistor and the reference potential terminal, and whose gates are respectively coupled with the plurality of signal input terminals.
Claim 16
Dependent Claim
46 words
The logic circuit according to claim 11, wherein said logic circuit means further includes MOS transistors of the opposite type coupled in series between the base of the first and second bipolar transistors, and whose gates are respectively coupled with the plurality of signal input terminals.
Claim 17
Dependent Claim
49 words
The logic circuit according to claim 12, wherein said logic circuit means further includes MOS transistors of the opposite type coupled in parallel between the base of the second bipolar transistor and the reference potential terminal, and whose gates are respectively coupled with the plurality of signal input terminals.
Claim 18
Dependent Claim
48 words
The logic circuit according to claim 12, wherein said logic circuit means further includes an MOS transistor of the opposite channel type coupled in parallel between the bases of the first and second bipolar transistors, and whose gates are respectively coupled with the plurality of signal input terminals.
Claim 19
Dependent Claim
49 words
The logic circuit according to claim 12, wherein said logic circuit means further includes an MOS transistor of the opposite channel type coupled between the base of the first bipolar transistor and the reference potential terminal, and whose gate is coupled with the base of the second bipolar transistor.
References Cited (Backward Citations)
US3699355A
Cited
EP0099100A1
Cited
JPS5925423A
Cited
EP0132822A2
Cited
US4661723A
Cited
EP0145004A2
Cited
US4678943A
Cited
US4687954A
Cited
JPS6120426A
Cited
US4716310A
Cited
EP0189564A2
Cited
US4733110A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1991-10-18 | 1992-04-18 | 1992-10-18 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1995-10-18 | 1996-04-18 | 1996-10-18 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1999-10-18 | 2000-04-18 | 2000-10-18 | $7700.00 | Window Closed / Lapsed |