US4678943A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Inverting logic buffer BICMOS switching circuit using an enabling switch for three-state operation with reduced dissipation
Assignee: Hitachi Ltd
•
Filing: 1985-02-22
•
Granted: 1987-07-07
•
Expires: 2005-02-22
Abstract
Abstract A switching circuit comprises a pre-stage circuit coupled to receive an input signal and an output stage, wherein an output signal having a phase opposite to that of a signal of an input terminal IN can be obtained from an output terminal OUT of the output stage. The pre-stage circuit includes a p-channel MOSFET M1 and an n-channel MOSFET M2 that receive input signals at their gates. The output stage includes two NPN transistors Q1 and Q2 that are connected in series. The drain output of the p-channel MOSFET M1 is applied to the base of one of the transistors of the output stage, and the source output of the n-channel MOSFET M2 is applied to the base of the other of the transistors of the output stage. A third MOSFET M3 is coupled between a power supply and the p-channel MOSFET M1 and the n-channel MOSFET M2. When the MOSFET M3 is rendered non-conductive by a control signal EN, both MOSFETs M1 and M2 and both NPN transistors Q1 and Q2 become non-conductive irrespective of the signal of the input terminal IN. Under this condition, the output terminal OUT is in a floating state. Thus, the switching circuit is a tri-state circuit.
Inventors
- 👤 Akira Uragami
- 👤 Yukio Suzuki
- 👤 Shinji Kadono
- 👤 Masahiro Iwamura
- 👤 Ikuro Masuda
- 👤 Tatsumi Yamauchi
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 14:59
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/02; H03K19/08; H03K19/082; H03K19/088; H03K19/094; H03K19/0944; H03K19/09448
Claims Analysis
Total Claims: 14
Claim 1
Independent Claim
269 words
A switching circuit comprising: an output stage having first and second bipolar transistors and having the collector-emitter paths thereof connected in series between a first operating potential and a second operating potential; a pre-stage circuit having a first field effect transistor having the drain output thereof coupled to the base of said first bipolar transistor to control conduction and non-conduction of said first bipolar transistor and a second field effect transistor having a conductivity type opposite to that of said first field effect transistor and the source output thereof coupled to the base of said second bipolar transistor to control conduction and non-conduction of said second bipolar transistor, the gates of said first and second field effect transistors being commonly connected to an input node and being driven in common by an input signal applied to said input node; a switching element connected between the source of said first field effect transistor as well as the drain of said second field effect transistor in said pre-stage circuit and said first operating potential, and having the conduction and non-conduction thereof controlled by an enable control signal to thereby control whether or not said pre-stage circuit receives said first operating potential; a third field effect transistor having a conductivity type opposite to that of said first field effect transistor, receiving said input signal at the gate thereof and having the drain thereof connected to the base of said first bipolar transistor and the source thereof connected to the base of said second bipolar transistor; and impedance means connected between the base of said second bipolar transistor and said second operating potential.
Claim 2
Dependent Claim
269 words
A switching circuit comprising: an output stage having first and second bipolar transistors and having the collector-emitter paths thereof connected in series between a first operating potential and a second operating potential; a pre-stage circuit having a first field effect transistor having the drain output thereof coupled to the base of said first bipolar transistor to control conduction and non-conduction of said first bipolar transistor and a second field effect transistor having a conductivity type opposite to that of said first field effect transistor and the source output thereof coupled to the base of said second bipolar transistor to control conduction and non-conduction of said second bipolar transistor, the gates of said first and second field effect transistors being commonly connected to an input node and being driven in common by an input signal applied to said input node; a switching element connected between the source of said first field effect transistor as well as the drain of said second field effect transistor in said pre-stage circuit and said first operating potential, and having the conduction and non-conduction thereof controlled by an enable control signal to thereby control whether or not said pre-stage circuit receives said first operating potential; a third field effect transistor having a conductivity type opposite to that of said first field effect transistor, receiving said input signal at the gate thereof and having the drain thereof connected to the base of said first bipolar transistor and the source thereof connected to the base of said second bipolar transistor; and impedance means connected between the base of said second bipolar transistor and said second operating potential.
Claim 3
Dependent Claim
24 words
A switching circuit according to claim 1, which further includes a diode connected between the source and gate of said second field effect transistor.
Claim 4
Dependent Claim
36 words
A switching circuit according to claim 2, wherein said diode has an anode coupled to the source of said second field effect transistor and a cathode coupled to the gate of said second field effect transistor.
Claim 5
Dependent Claim
48 words
A switching circuit according to claim 1, wherein said switching element is a fourth field effect transistor having a gate coupled to receive said enable control signal and having its source-drain path coupled in series between said first operating potential and said first and second field effect transistors.
Claim 6
Dependent Claim
95 words
A switching circuit according to claim 4, which further includes: a first discharging field effect transistor having the conduction and non-conduction thereof controlled by said enable control signal applied to the gate thereof, and the drain-source path thereof connected between the base of said first bipolar transistor and said second operating potential; and a second discharging field effect transistor having the conduction and non-conduction thereof controlled by said enable control signal applied to the gate thereof, and the drain-source path thereof connected between the base of said second bipolar transistor and said second operating potential.
Claim 7
Dependent Claim
31 words
A switching circuit according to claim 1, wherein an output terminal is connected to a common junction between the collector-emitter paths of said first bipolar transistor and said second bipolar transistor.
Claim 8
Dependent Claim
51 words
A switching circuit according to claim 6, which further includes a fourth field effect transistor having the conduction and non-conduction thereof controlled by said enable control signal applied to the gate thereof and the drain-source path thereof connected between said output terminal and the drain of said third field effect transistor.
Claim 9
Dependent Claim
25 words
A switching circuit according to claim 7, which further includes a diode connected in series with the drain-source path of said fourth field effect transistor.
Claim 10
Dependent Claim
126 words
A switching circuit according to claim 6, further comprising a diode having its anode coupled to an emitter of said first bipolar transistor and its cathode coupled to said output terminal, a fourth field effect transistor having a conductivity type opposite to that of said first field effect transistor coupled to receive said input signal at a gate thereof and a fifth field effect transistor having a conductivity type opposite to that of said first field effect transistor and having a gate thereof coupled between an emitter of said first bipolar transistor and said diode, wherein said fourth and fifth field effect transistors are coupled to have their source-drain paths connected in series between a source of said first field effect transistor and said impedance means.
Claim 11
Dependent Claim
92 words
A switching circuit according to claim 6, which further includes a fourth field effect transistor having the conduction and non-conduction thereof controlled by said enable control signal being applied to the gate thereof and a fifth field effect transistor having the conduction and non-conduction thereof controlled by said input signal being applied to the gate thereof, wherein the drain-source path of said fourth field effect transistor is connected with the drain-source path of said fifth field effect transistor in series between said output terminal and the base of said second bipolar transistor.
Claim 12
Dependent Claim
20 words
A switching circuit according to claim 1, wherein said first and second bipolar transistors are of the same conductivity type.
Claim 13
Dependent Claim
31 words
A switching circuit according to claim 1, wherein said switching element is coupled in series between the first operating potential and the source-drain path said first and second field effect transistors.
Claim 14
Dependent Claim
46 words
A switching circuit in accordance with claim 1 wherein the drain of the first field effect transistor is connected to the base of said first bipolar transistor and the source of the second field effect transistor is connected to the base of the second bipolar transistor.
References Cited (Backward Citations)
US3541353A
Cited
US4280065A
Cited
US4322640A
Cited
EP0058958A2
Cited
EP0099100A1
Cited
JPS5925424A
Cited
JPS5925423A
Cited
JPS5928726A
Cited
JPS5979641A
Cited
US4542310A
Cited
US4488067A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1990-07-06 | 1991-01-05 | 1991-07-07 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1994-07-06 | 1995-01-05 | 1995-07-07 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1998-07-06 | 1999-01-05 | 1999-07-07 | $7700.00 | Window Closed / Lapsed |