← Back to Patent Explorer
US5011784A Expired / Lapsed US ⏱️ 0.0 years remaining

Method of making a complementary BiCMOS process with isolated vertical PNP transistors

Assignee: Exar Corp
•
Filing: 1990-07-20
•
Granted: 1991-04-30
•
Expires: 2010-07-20
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A BiCMOS process which provides both isolated and vertical NPN and PNP transistors with better performance characteristics and fewer additional steps than the prior art. The additional steps consist of masked implants with no changes in the thermal steps of the CMOS process. An N-well to contain the vertical PNP transistor is formed during the same step that the NPN vertical transistor collector is formed. The N base of the PNP transistor is formed by implanting an N type material. A P type material is implanted at a high energy of at least 300 keV (150 for doubly ionized Boron) to form a collector of the PNP transistor. A P region is then formed as an emitter of PNP transistor. The high energy P implant gives a peak at approximately 0.8 mu m below the surface to form the equivalent of a buried layer (without growing an epitaxial layer after a P implant to form a buried layer as in the prior art). The advantages of a sharp profile of the high energy P implant are maintained by performing this step near the end of the process to prevent the profile from being flattened by subsequent thermal steps. A flat base structure improves the devices' performance and is preferably provided by doing the N base implantation early in the process and allowing the temperature of later steps to drive the implanted ions deeper to provide a flat profile.

Inventors

  • 👤 Kola N. Ratnakumar

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-30 02:11
CPC Classifications
H; H10; H10P; H10P30/00; H10P30/20; H10P30/21; H10D; H10D84/00; H10D84/01; H10D84/0107; H10D84/0109; H10D84/0112; H10D84/0119; H10D84/0121; H10D84/02; H10D84/03; H10D84/038; H10P30/202; H10P30/204; H10P30/225; Y; Y10; Y10S; Y10S148/00; Y10S148/009

Claims Analysis

Total Claims: 12
Claim 1
Independent Claim 123 words
In a method for forming CMOS transistors and NPN transistors on a single wafer, said method including the step of forming an N well as the collector of an NPN vertical transistor, an improvement for forming at least one isolated, vertical PNP transistor comprising the steps of: forming an N-well to contain said PNP transistor during said step of forming an NPN vertical transistor collector; implanting N type material to form an N base of said PNP transistor; implanting a P type material at an energy greater than 300 keV for singly ionized material or greater than 150 kV for doubly ionized material to form a collector of said PNP transistor; and forming a P region as an emitter of said PNP transistor.
Claim 2
Dependent Claim 123 words
In a method for forming CMOS transistors and NPN transistors on a single wafer, said method including the step of forming an N well as the collector of an NPN vertical transistor, an improvement for forming at least one isolated, vertical PNP transistor comprising the steps of: forming an N-well to contain said PNP transistor during said step of forming an NPN vertical transistor collector; implanting N type material to form an N base of said PNP transistor; implanting a P type material at an energy greater than 300 keV for singly ionized material or greater than 150 kV for doubly ionized material to form a collector of said PNP transistor; and forming a P region as an emitter of said PNP transistor.
Claim 3
Dependent Claim 24 words
The method of claim 1 wherein said N base is implanted at a dosage of between 3×10 13 and 1.5×10 14 /cm 2 .
Claim 4
Dependent Claim 16 words
The method of claim 2 wherein said N type material for said N base is phosphorus.
Claim 5
Dependent Claim 14 words
The method of claim 1 wherein said N base is formed before said collector.
Claim 6
Dependent Claim 18 words
The method of claim 1 wherein said emitter is a shallow P+ region less than 0.35 um thick.
Claim 7
Dependent Claim 12 words
The method of claim 1 wherein said doubly ionized material is Boron.
Claim 8
Dependent Claim 28 words
The method of claim 1 wherein said PNP emitter is formed in the same step as a formation of a P+ source and drain for said CMOS transistors.
Claim 9
Dependent Claim 23 words
The method of claim 1 wherein said PNP collector is formed in the same step as the P base of said NPN transistors.
Claim 10
Dependent Claim 136 words
In a method for forming CMOS transistors and NPN transistors on a single wafer, said method including the step of forming an N-well as the collector of an NPN vertical transistor, an improvement for forming at least one isolated, vertical PNP transistor comprising the steps of: forming an N-well to contain said PNP transistor during said step of forming an NPN vertical transistor collector; implanting phosphorus at a dosage of between 3×10 13 and 1.5×10 14 /cm 2 to form an N base of said PNP transistor; implanting, after said N base implantation, doubly ionized Boron, at an energy of at least 300 KeV to form a collector of said PNP transistor; and forming a P+ region as an emitter of said PNP transistor simultaneously with forming P+ source and drain regions for said CMOS transistors.
Claim 11
Dependent Claim 136 words
In a method for forming CMOS transistors and NPN transistors on a single wafer, said method including the step of forming an N-well as the collector of an NPN vertical transistor, an improvement for forming at least one isolated, vertical PNP transistor comprising the steps of: forming an N-well to contain said PNP transistor during said step of forming an NPN vertical transistor collector; implanting phosphorus at a dosage of between 3×10 13 and 1.5×10 14 /cm 2 to form an N base of said PNP transistor; implanting, after said N base implantation, doubly ionized Boron, at an energy of at least 300 KeV to form a collector of said PNP transistor; and forming a P+ region as an emitter of said PNP transistor simultaneously with forming P+ source and drain regions for said CMOS transistors.
Claim 12
Dependent Claim 25 words
The method of claim 9 further comprising the steps of: implanting an N+ buried layer below said N-wells; and growing a P type epitaxial layer.

References Cited (Backward Citations)

US4239558A Cited
US4529456A Cited
US4667393A Cited
US4892836A Cited
US4855244A Cited
US4954456A Cited
US4939099A Cited
US4918026A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1994-04-29 1994-10-29 1995-04-30 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1998-04-29 1998-10-29 1999-04-30 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2002-04-29 2002-10-29 2003-04-30 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag