US5006979A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Phase synchronization system
Assignee: Hitachi Ltd
•
Filing: 1986-07-23
•
Granted: 1991-04-09
•
Expires: 2006-07-23
Abstract
Abstract Basic operation clock generators for effecting frequency division of the system clock are provided for respective ones of a plurality of processors, and the basic operation clock generators associated with respective processors are connected in cascade. The basic operation clock generator of the preceding stage produces a synchronization signal in response to each particular state of the basic operation clock signal and supplies the synchronization signal to a basic operation clock generator of a succeeding stage, and the basic operation clock generator of the succeeding stage establishes the initial state in the basic operation clock signal by using the synchronization signal supplied from the basic operation clock generator as a control signal, whereby the phases of basic operation clock signals of respective processors are matched to each other.
Inventors
- 👤 Tatsuo Yoshie
- 👤 Mitsuharu Nagai
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 20:35
CPC Classifications
G; G06; G06F; G06F13/00; G06F1/00; G06F1/04; G06F1/10
Claims Analysis
Total Claims: 11
Claim 1
Independent Claim
193 words
In a system including a plurality of processing units, each of said processing units having clock signal generation means for producing a basic operation clock signal on the basis of pulses of a common input clock signal and means activated by said basic operation clock signal for performing an operation, a phase synchronization system, comprising: means for connecting respective clock signal generation means in cascade, including first means in a preceding processing unit for producing a synchronization signal each time said basic operation clock signal therein reaches a predetermined state and for supplying said synchronization signal to a succeeding processing unit, and second means in the succeeding processing unit for controlling the clock signal generation means therein to set a succeeding counter, which outputs said basic operation clock signal, to an initial state in response to synchronization, by said second means, of said synchronization signal supplied from the first means of the preceding processing unit with said common input clock signal, whereby phases of basic operation clock signals of said preceding and succeeding processing units are matched to each other at the time said initial state is set in said succeeding processing unit.
Claim 2
Dependent Claim
193 words
In a system including a plurality of processing units, each of said processing units having clock signal generation means for producing a basic operation clock signal on the basis of pulses of a common input clock signal and means activated by said basic operation clock signal for performing an operation, a phase synchronization system, comprising: means for connecting respective clock signal generation means in cascade, including first means in a preceding processing unit for producing a synchronization signal each time said basic operation clock signal therein reaches a predetermined state and for supplying said synchronization signal to a succeeding processing unit, and second means in the succeeding processing unit for controlling the clock signal generation means therein to set a succeeding counter, which outputs said basic operation clock signal, to an initial state in response to synchronization, by said second means, of said synchronization signal supplied from the first means of the preceding processing unit with said common input clock signal, whereby phases of basic operation clock signals of said preceding and succeeding processing units are matched to each other at the time said initial state is set in said succeeding processing unit.
Claim 3
Dependent Claim
99 words
A phase synchronization system according to claim 1, wherein said clock signal generation means of said preceding processing unit includes a preceding counter connected to count said pulses of said common input clock signal and to produce said basic operation clock signal as count values, said first means being connected to said preceding counter to receive said count values of said basic operation clock signal from said preceding counter and to produce said synchronization signal when a count value of said count values of said basic operation clock signal indicated by said preceding counter has reached a predetermined value.
Claim 4
Dependent Claim
87 words
A phase synchronization system according to claim 2, wherein said clock signal generation means of said succeeding processing unit includes said succeeding counter connected to count said pulses of said common input clock signal and to produce said basic operation clock signal as count values, said succeeding counter being connected to said second means to be set to its initial state by said second means in response to synchronizing, by said second means of said synchronization signal from said first means with said common input clock signal.
Claim 5
Dependent Claim
199 words
A phase synchronization system for supplying operation clock signals having an identical phase to a plurality of processors, comprising: an oscillator for producing a system clock signal; a plurality of cyclic counters each respectively associated with a respective one of said plurality of processors, each of said cyclic counters being connected to count pulses of said system clock signal and to supply an operation clock signal as count values for operation of said respective one of said plurality of processors; detection means connected to at least one of said plurality of cyclic counters for producing a synchronization signal in response to detection of a predetermined count of said one cyclic counter; and setting means connected to at least one other cyclic counter of said plurality of cyclic counters and responsive to said detection means for setting an initial count value in said other cyclic counter in response to synchronizing, by said setting means, of said synchronization signal with said system clock signal, so that phases of said operation clock signals represented by said count values and produced by said one and said other cyclic counters are matched when said other cyclic counter is set to the initial count value.
Claim 6
Dependent Claim
199 words
A phase synchronization system for supplying operation clock signals having an identical phase to a plurality of processors, comprising: an oscillator for producing a system clock signal; a plurality of cyclic counters each respectively associated with a respective one of said plurality of processors, each of said cyclic counters being connected to count pulses of said system clock signal and to supply an operation clock signal as count values for operation of said respective one of said plurality of processors; detection means connected to at least one of said plurality of cyclic counters for producing a synchronization signal in response to detection of a predetermined count of said one cyclic counter; and setting means connected to at least one other cyclic counter of said plurality of cyclic counters and responsive to said detection means for setting an initial count value in said other cyclic counter in response to synchronizing, by said setting means, of said synchronization signal with said system clock signal, so that phases of said operation clock signals represented by said count values and produced by said one and said other cyclic counters are matched when said other cyclic counter is set to the initial count value.
Claim 7
Dependent Claim
38 words
A phase synchronization system according to claim 4, wherein said one cyclic counter and said detection means connected to said one cyclic counter are included with said respective one of said plurality of processors in one integrated circuit.
Claim 8
Dependent Claim
43 words
A phase synchronization system according to claim 5, wherein said setting means is responsive to said synchronization signal from said detection means to establish an initial count value in the count of said other cyclic counter in synchronism with said system clock signal.
Claim 9
Dependent Claim
44 words
A phase synchronization system according to claim 4, wherein a count value to be predetermined for said detection means is defined on the basis of the delay time required for the synchronization signal to be propagated from said detection means to said setting means.
Claim 10
Dependent Claim
28 words
A phase synchronization system according to claim 4, wherein said detection means supplies a synchronization signal in common to said setting means connected to said other cyclic counter.
Claim 11
Dependent Claim
37 words
A phase synchronization system according to claim 4, further comprising means for transmitting the system clock signal from said oscillator so as to apply said system clock signal to said plurality of cyclic counters after identical delays.
References Cited (Backward Citations)
US3435424A
Cited
US3602900A
Cited
US3761889A
Cited
GB1440510A
Cited
GB1444067A
Cited
US4099241A
Cited
US4021784A
Cited
US4419739A
Cited
US4428044A
Cited
US4386401A
Cited
US4393501A
Cited
US4414676A
Cited
US4503490A
Cited
US4545030A
Cited
US4592051A
Cited
US4606022A
Cited
US4551836A
Cited
US4674036A
Cited
US4763297A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-04-08 | 1994-10-08 | 1995-04-09 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-04-08 | 1998-10-08 | 1999-04-09 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-04-08 | 2002-10-08 | 2003-04-09 | $7700.00 | Window Closed / Lapsed |