← Back to Patent Explorer
US4606022A Expired / Lapsed US ⏱️ 0.0 years remaining

Data transmission/reception network system

Assignee: Nissan Motor Co Ltd
•
Filing: 1984-03-23
•
Granted: 1986-08-12
•
Expires: 2004-03-23
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A data transmitting/receiving network system connects a plurality of stations via a data transmission bus line in a time sharing mode. A specially encoded clocking signal cycles through a plurality of unique states and each station is allowed to transmit/receive in one of the unique cycles. Each station is equipped with serial-to-parallel reception and parallel-to-serial transmission so that a plurality of bits can be transmitted/received in each cycle. Parity error checking is performed on the transmitted/received bit parcels.

Inventors

  • 👤 Tadashi Suzuki
  • 👤 Norimasa Kishi
  • 👤 Minoru Tomikashi
  • 👤 Toru Futami

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-29 10:57
CPC Classifications
H; H04; H04L; H04L12/00; H04L12/28; H04L12/40; H04L12/407; G; G08; G08C; G08C15/00; G08C15/06; G08C15/12; H04L12/40006; H04L12/40013

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 171 words
A network system for transmitting and receiving data between a plurality of stations via a data transmission line, said system comprising: (a) first means for generating a clock pulse train having a predetermined period and being modulated with a predetermined code signal, and for applying the modulated clock pulse train to a synchronous signal bus line connected to the plurality of stations, said code signal defining a specific address in each period of said clock pulse train, (b) second means provided in each station connected to said signal bus line for receiving the modulated clock pulse train and for detecting a specific address allocated to such station from among successive addresses defined by said modulated clock pulse train; and (c) third means provided in each station connected to said signal bus line for transmitting or receiving a plurality of bits of data serially via the transmission line during a period of said clock pulse train in which said second means detects the specific address that has been allocated to said station.
Claim 2
Dependent Claim 171 words
A network system for transmitting and receiving data between a plurality of stations via a data transmission line, said system comprising: (a) first means for generating a clock pulse train having a predetermined period and being modulated with a predetermined code signal, and for applying the modulated clock pulse train to a synchronous signal bus line connected to the plurality of stations, said code signal defining a specific address in each period of said clock pulse train, (b) second means provided in each station connected to said signal bus line for receiving the modulated clock pulse train and for detecting a specific address allocated to such station from among successive addresses defined by said modulated clock pulse train; and (c) third means provided in each station connected to said signal bus line for transmitting or receiving a plurality of bits of data serially via the transmission line during a period of said clock pulse train in which said second means detects the specific address that has been allocated to said station.
Claim 3
Dependent Claim 26 words
The system of claim 1, wherein said transmitting means includes a parity bit selectively adding circuit for adding a parity bit to said plurality of bits.
Claim 4
Dependent Claim 31 words
The system of claim 2, wherein said receiving means includes a parity bit check circuit for checking for the presence of a bit error in transmitted data including the parity bit.
Claim 5
Dependent Claim 14 words
The system of claim 1, wherein said predetermined code signal is an M-sequence signal.
Claim 6
Dependent Claim 10 words
The system of claim 1, wherein said addresses change sequentially.

References Cited (Backward Citations)

US3757050A Cited
US3924077A Cited
US3932841A Cited
JPS5213367A Cited
US4220822A Cited
US4156112A Cited
US4426697A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1989-08-11 1990-02-10 1990-08-12 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1993-08-11 1994-02-10 1994-08-12 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1997-08-11 1998-02-10 1998-08-12 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag