Patent US4331138A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4426697A Expired / Lapsed US ⏱️ 0.0 years remaining

Bus system with address and status conductors

Assignee: Diehl Verwaltungs Stiftung
•
Filing: 1981-06-24
•
Granted: 1984-01-17
•
Expires: 2001-06-24
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A bus system with an address conductor and a status conductor onto which there are connected mutually parallel stations with programmable address decoders and with status decoders and/or status encoders, whereby the address conductor carries a sequence of address informations and the status conductor status informations timewise associated therewith. The bus system is essentially so constructed whereby the address conductor carries mutually spaced serially binary coded bit patterns of presently m address bits (address-bit pattern m), and the status conductor which is displaced relative to the address-bit pattern carries a serial bit pattern of r status bits (status-bit pattern r).

Inventors

  • 👤 Hans Petersen
  • 👤 Kurt Stegmann

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-23 21:51
CPC Classifications
H; H04; H04M; H04M9/00; H04M9/02; H04M9/022; H04M9/025

Claims Analysis

Total Claims: 12
Claim 1
Independent Claim 85 words
In a bus system including an address conductor and a status conductor; mutually parallel stations having programmable address decoders, status decoders and status encoders connected to said conductors, said address conductor carrying a sequence of address informations and said status conductor carrying status informations timewise associated therewith; the improvement comprising: said address conductor carrying mutually spaced, serially binary coded bit patterns of, respectively, m-address bits; and said status conductor carrying a serialized bit pattern of r-status bits offset relative to the address bit pattern m.
Claim 2
Dependent Claim 85 words
In a bus system including an address conductor and a status conductor; mutually parallel stations having programmable address decoders, status decoders and status encoders connected to said conductors, said address conductor carrying a sequence of address informations and said status conductor carrying status informations timewise associated therewith; the improvement comprising: said address conductor carrying mutually spaced, serially binary coded bit patterns of, respectively, m-address bits; and said status conductor carrying a serialized bit pattern of r-status bits offset relative to the address bit pattern m.
Claim 3
Dependent Claim 25 words
Bus system as claimed in claim 1, wherein predetermined bits of said status bit pattern r are fixedly associated to predetermined status and/or address informations.
Claim 4
Dependent Claim 56 words
Bus system as claimed in claim 1 or 2, comprising a readiness bit pattern n ahead of said address bit pattern m; and a readiness bit pattern v ahead of said status bit pattern r whereby at predetermined stations there is initiated the detection of the readiness bit pattern v from the readiness bit pattern n.
Claim 5
Dependent Claim 34 words
Bus system as claimed in claim 3, wherein in said predetermined stations there is initiated the reading in of parallel-series converted status informations from an encoder into the status conductor from an address decoder.
Claim 6
Dependent Claim 22 words
Bus system as claimed in claim 1, comprising a fixedly preset readiness bit pattern n ahead of the address bit pattern m.
Claim 7
Dependent Claim 44 words
Bus system as claimed in claim 1, comprising a waiting bit pattern a in the form of a constant L-potential given on the address conductor between the end of an address bit pattern m and the start of the following readiness bit pattern n.
Claim 8
Dependent Claim 46 words
Bus system as claimed in claim 1, comprising a series-parallel conversion for the decoding of the address information (a) and the status information s, which is automatically controlled through a lead bit directly ahead of the address bit pattern m or the status bit pattern r.
Claim 9
Dependent Claim 65 words
Bus system as claimed in claim 1, wherein said address conductor carries an address bit pattern related to the sequence of all possible status bit patterns v presently separated by a readiness bit pattern n, and said status conductor therefrom carries only those of the status bit pattern r which is connected from the status transmitter activated by its address decoding to the status conductor.
Claim 10
Dependent Claim 51 words
Bus system as claimed in claim 1 comprising a bistable switch element between a current status transmitter, as present in at least one of said parallel stations, and the output of the status decoder associated with said status transmitter, which is resettable from a readiness decoder connected to the address conductor.
Claim 11
Dependent Claim 66 words
Bus system as claimed in claim 1, comprising a bistable switch element between a current status signal transmitter, as present in at least one of said parallel stations, and the output of a status decoder associated with said status signal transmitter, which is resettable from a decoder supplied from the address conductor and interrogated by address bit pattern is not associated with this status signal transmitter.
Claim 12
Dependent Claim 51 words
Bus system as claimed in claim 1, comprising stations, speaker locations and signal storages forming a communication system for the crew of a commercial jumbo aircraft, and a status transmitter, as present in at least one of said parallel stations, comprises cradle switches and call buttons at speaker locations and storages.

References Cited (Backward Citations)

US3911218A Cited
US3963870A Cited
US4241444A Cited
US4242749A Cited
US4290134A Cited
US4229792A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1987-01-16 1987-07-18 1988-01-17 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1991-01-16 1991-07-18 1992-01-17 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1995-01-16 1995-07-18 1996-01-17 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag