Patent US5003202A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5003202A Expired / Lapsed US ⏱️ 0.0 years remaining

Coincidence extendable programmable logic device

Assignee: Kawasaki Microelectronics Inc
•
Filing: 1989-01-10
•
Granted: 1991-03-26
•
Expires: 2009-01-10
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A required number of coincidence detecting circuits for the combinations of N input signals are provided, so that useless PLEs as seen in a table lookup type are eliminated. Product term lines of PLA are extended by a first extension circuit. Similarly, respective coincidence detecting outputs of coincidence detecting circuits of another PLE are connected to each other, so that coincidence signals can be output in association with M (≧N) input signals. Coincidence detecting signals of further PLE are connected by a second extension circuit, whereby the number of storing of combinations of N or M input signals is extended to P sets or more, so that the number of input signals N can be set at a low value. There are added programmable selectors for making some of input signals into the coincidence detecting circuits replaceable with other input signals, so that the operating efficiency of PLE can be improved.

Inventors

  • 👤 Hisaya Keida

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-28 12:29
CPC Classifications
H; H03; H03K; H03K19/00; G; G06; G06F; G06F7/00; G06F7/38; G06F7/48; G06F7/50; G06F7/501; G06F7/5016; H03K19/02; H03K19/173; H03K19/177; H03K19/17704; H03K19/17724; H03K19/17728; H03K19/17748; H03K19/1778; H03K19/17784

Claims Analysis

Total Claims: 12
Claim 1
Independent Claim 214 words
A programmable logic device wherein a plurality of programmable logic elements are provided and said programmable logic elements are optionally connectable to one another characterized in that said plurality of programmable logic elements are each provided with coincidence detecting means, a first extension means and a second extension means, said coincidence detecting means comprises P sets of means for storing combinations of N input signals and generating a coincidence detecting output when the combinations of N input signals coincide with the stored combinations, said first extension means enables said programmable logic elements to store P sets of combinations of M input signals where M is more than N by connecting coincidence detecting outputs from another programmable logic element to the coincidence detecting outputs of the coincidence detecting means of the P sets and has a function of extending to a combinational logic circuit for generating a coincidence when the combination of M input signals coincides with the combination of M input signals stored in P sets, and further, said second extension means has a function of extending to said combinational logic circuit storing the combination of M or N input signals more than P sets by connecting coincidence signals from another programmable logic element to the coincidence signals generated from said first extension means.
Claim 2
Dependent Claim 214 words
A programmable logic device wherein a plurality of programmable logic elements are provided and said programmable logic elements are optionally connectable to one another characterized in that said plurality of programmable logic elements are each provided with coincidence detecting means, a first extension means and a second extension means, said coincidence detecting means comprises P sets of means for storing combinations of N input signals and generating a coincidence detecting output when the combinations of N input signals coincide with the stored combinations, said first extension means enables said programmable logic elements to store P sets of combinations of M input signals where M is more than N by connecting coincidence detecting outputs from another programmable logic element to the coincidence detecting outputs of the coincidence detecting means of the P sets and has a function of extending to a combinational logic circuit for generating a coincidence when the combination of M input signals coincides with the combination of M input signals stored in P sets, and further, said second extension means has a function of extending to said combinational logic circuit storing the combination of M or N input signals more than P sets by connecting coincidence signals from another programmable logic element to the coincidence signals generated from said first extension means.
Claim 3
Dependent Claim 43 words
A programmable logic device as set forth in claim 1, further comprising programmable selectors coupled to said coincidence detecting means for making at least some of input signals into the coincidence detecting means of said programmable logic element replaceable with other input signals.
Claim 4
Dependent Claim 59 words
A programmable logic device as set forth in claim 1, wherein said first extension means connects the coincidence detecting outputs from the respective coincidence detecting means to respective coincidence detecting outputs from another programmable logic element to produce logical products, and outputs a total logical sum of said logical products to said second extension means as said coincidence signal.
Claim 5
Dependent Claim 49 words
A programmable logic device as set forth in claim 3, wherein said first extension means has output terminals for connecting the logical products between the coincidence detecting outputs from the respective coincidence detecting means and coincidence detecting outputs from another programmable logic element to the other programmable logic element.
Claim 6
Dependent Claim 38 words
A programmable logic device as set forth in claim 1, wherein at least some of the coincidence detecting outputs from another programmable logic element, which are input into said first extension means, are input through programmable switch elements.
Claim 7
Dependent Claim 38 words
A programmable logic device as set forth in claim 1, wherein said second extension means takes a logical sum between the coincidence signal delivered from said first extension means and a coincidence signal from another programmable logic element.
Claim 8
Dependent Claim 117 words
A programmable logic device as set forth in claim 1, wherein said coincidence detecting means is a programmable logic function generating means including: a first transfer gate group, into which the positive logics of a plurality of input signals are input; a second transfer gate group, into which the negative logics of a plurality of input signals are input; a programmable storage element group coupled to said first and second transfer gates for generating signals to turn on either one of said first and second transfer gates and to turn off the other in response to an input signal corresponding thereto; and wiring for connecting output terminals of said first and second transfer gates to each other.
Claim 9
Dependent Claim 18 words
A programmable logic device as set forth in claim 7, further comprising means for setting "Don't Care" inputs.
Claim 10
Dependent Claim 222 words
A programmable logic device wherein optional combinational logic circuits are realized, characterized by including a programmable logic function generating means having: a first transfer gate group having a plurality of first transfer gates, into which the true signals of a plurality of input signals are input, each of said first transfer gates having one corresponding input from said input signals; a second transfer gate group having a plurality of second transfer gates, into which the compliments of said input signals are input, each of said second transfer gates having one corresponding input from said input signals; a programmable storage element group having a plurality of programmable storage elements, each of said storage elements being coupled to a corresponding one of said first and said second transfer gates for generating signals to turn on either one of said first and said second transfer gates and to turn off the other in response to one of said input signals corresponding thereto; and wiring for connecting output terminals of corresponding said first and said second transfer gates to each other; wherein each of said programmable storage elements is provided with means for writing information from outside during circuit configuration, and outputs coincidence detecting output to an output portion connecting said first and said second transfer gate when the input signal coincides with said written information.
Claim 11
Dependent Claim 222 words
A programmable logic device wherein optional combinational logic circuits are realized, characterized by including a programmable logic function generating means having: a first transfer gate group having a plurality of first transfer gates, into which the true signals of a plurality of input signals are input, each of said first transfer gates having one corresponding input from said input signals; a second transfer gate group having a plurality of second transfer gates, into which the compliments of said input signals are input, each of said second transfer gates having one corresponding input from said input signals; a programmable storage element group having a plurality of programmable storage elements, each of said storage elements being coupled to a corresponding one of said first and said second transfer gates for generating signals to turn on either one of said first and said second transfer gates and to turn off the other in response to one of said input signals corresponding thereto; and wiring for connecting output terminals of corresponding said first and said second transfer gates to each other; wherein each of said programmable storage elements is provided with means for writing information from outside during circuit configuration, and outputs coincidence detecting output to an output portion connecting said first and said second transfer gate when the input signal coincides with said written information.
Claim 12
Dependent Claim 18 words
A programmable logic device as set forth in claim 9, further comprising means for setting "Don't Care" inputs.

References Cited (Backward Citations)

US4508977A Cited
US4524430A Cited
US4774421A Cited
US4609838A Cited
US4713557A Cited
US4758745A Cited
US4758745B1 Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1994-03-25 1994-09-24 1995-03-26 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1998-03-25 1998-09-24 1999-03-26 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2002-03-25 2002-09-24 2003-03-26 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag