US4508977A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Re-programmable PLA
Assignee: Samsung Electronics Co Ltd
•
Filing: 1983-01-11
•
Granted: 1985-04-02
•
Expires: 2003-01-11
Abstract
Abstract This disclosure relates to a programmable logic array having an AND array disposed for receiving n input signals, an OR array providing k output signals on k output lines and m term lines coupling the AND and OR arrays together. New and improved AND and OR arrays are disclosed wherein the AND array includes n X m cells and each cell has first and second transistor means coupled in series between one of the term lines and a reference potential. Each cell includes a storage element that has an output terminal coupled to the control element of the first transistor means and one of the n input terminals is coupled to the control element of the second transistor means. The OR array includes m X k cells wherein each cell has third and fourth transistor means coupled in series between one of said output lines and a reference potential. Each of the OR array cells also includes a storage element having an output terminal coupled to the control element of the third transistor and one of the m term lines is coupled to the control element of the fourth transistor.
Inventors
- 👤 David W. Page
- 👤 LuVerne R. Peterson
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-26 02:02
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/02; H03K19/173; H03K19/177; H03K19/17704; H03K19/17708; H03K19/17712
Claims Analysis
Total Claims: 16
Claim 1
Independent Claim
232 words
In a programmable logic array having an AND array disposed for receiving n input signals, an OR array providing K output signals on k output lines and m term lines coupling said AND or OR arrays, wherein n, m, and k are integers greater than one, said array comprising: a. AND array having n×m cells wherein each cell comprises: (i) first and second transistor means coupled in series between one of said term lines and a reference potential, each of said transistor means having a control element; (ii) a first data storage element having an output terminal coupled to the control element of said first transistor means; (iii) one of said n input terminals being coupled to the control element of said second transistor means; b. OR array having m×k cells wherein each cell comprises: (i) third and fourth transistor means coupled in series between one of said output lines and a reference potential, each of said transistor means having a control element; (ii) a second data storage element having an output terminal coupled to the control element of said third transistor means; (iii) one of said m term lines being coupled to the control element of said fourth transistor means; and c. a means for biasing said term lines and said output lines, and an input terminal means for writing data into each of said first and second data storage elements.
Claim 2
Dependent Claim
232 words
In a programmable logic array having an AND array disposed for receiving n input signals, an OR array providing K output signals on k output lines and m term lines coupling said AND or OR arrays, wherein n, m, and k are integers greater than one, said array comprising: a. AND array having n×m cells wherein each cell comprises: (i) first and second transistor means coupled in series between one of said term lines and a reference potential, each of said transistor means having a control element; (ii) a first data storage element having an output terminal coupled to the control element of said first transistor means; (iii) one of said n input terminals being coupled to the control element of said second transistor means; b. OR array having m×k cells wherein each cell comprises: (i) third and fourth transistor means coupled in series between one of said output lines and a reference potential, each of said transistor means having a control element; (ii) a second data storage element having an output terminal coupled to the control element of said third transistor means; (iii) one of said m term lines being coupled to the control element of said fourth transistor means; and c. a means for biasing said term lines and said output lines, and an input terminal means for writing data into each of said first and second data storage elements.
Claim 3
Dependent Claim
19 words
A programmable logic array as in claim 1 further characterized by said transistor means being MOS field effect transistors.
Claim 4
Dependent Claim
18 words
A programmable logic array as in claim 1 further characterized by said data storage elements being flip-flop circuits.
Claim 5
Dependent Claim
24 words
A programmable logic array as in claim 1 further characterized by said data storage elements in each of said cells being coupled together serially.
Claim 6
Dependent Claim
27 words
A programmable logic array as claim 1 or claim 3 further characterized by a clock signal being coupled in parallel to each of said data storage elements.
Claim 7
Dependent Claim
233 words
A re-programmable logic array comprising: a. an AND array disposed for receiving n input signals and having n term lines wherein n and m are integers, said AND array having n×m cells each of each comprises: (i) first and second transistor means coupled in series between one of said term lines and a reference potential, each of said transistor means having a control element; (ii) a first data storage element having an output terminal coupled to the control element of said first transistor means; (iii) one of said n input terminals being coupled to the control element of said second transistor means; b. an OR array providing K output lines and being coupled to said AND array by said term lines, wherein k is an integer, said OR array having m×k cells each of which comprises: (i) third and fourth transistor means coupled in series between one of said output lines and a reference potential, each of said transistor means having a control element; (ii) a second data storage element having an output terminal coupled to the control element of said third transistor means; (iii) one of said m term lines being coupled to the control element of said fourth transistor means; and c. a means for biasing said term lines and said output lines, and an input terminal means for writing data into each of said first and second data storage elements.
Claim 8
Dependent Claim
233 words
A re-programmable logic array comprising: a. an AND array disposed for receiving n input signals and having n term lines wherein n and m are integers, said AND array having n×m cells each of each comprises: (i) first and second transistor means coupled in series between one of said term lines and a reference potential, each of said transistor means having a control element; (ii) a first data storage element having an output terminal coupled to the control element of said first transistor means; (iii) one of said n input terminals being coupled to the control element of said second transistor means; b. an OR array providing K output lines and being coupled to said AND array by said term lines, wherein k is an integer, said OR array having m×k cells each of which comprises: (i) third and fourth transistor means coupled in series between one of said output lines and a reference potential, each of said transistor means having a control element; (ii) a second data storage element having an output terminal coupled to the control element of said third transistor means; (iii) one of said m term lines being coupled to the control element of said fourth transistor means; and c. a means for biasing said term lines and said output lines, and an input terminal means for writing data into each of said first and second data storage elements.
Claim 9
Dependent Claim
24 words
A programmable logic array as in claim 6 further characterized by said data storage elements in each of said cells being coupled together serially.
Claim 10
Dependent Claim
25 words
A programmable logic array as in claim 6 further characterized by a clock signal being coupled in parallel to each of said data storage elements.
Claim 11
Dependent Claim
225 words
A re-programmable logic array comprising: a. an AND array disposed for receiving n input signals on n rows of m cells per row; b. an OR array providing k output lines on k rows of m cells per row, wherein n, m and k are integers greater than one; c. m term lines coupling said cells of said AND array to said cells of said OR array; d. each of said rows of cells of said AND and said OR arrays including: (i) shift register means of m data storage elements having an input terminal coupled to the first of said m data storage elements and an output terminal coupled to the output of the mth one of said m data storage elements, the input terminal of the first row shift register coupled to a program data input terminal and the output terminals of the first and each of the subsequent row shift registers being coupled to the input terminals of the next immediate following row shift register so as to form one continuous shift register through both said AND and said OR arrays; and e. each of said data storage elements being operatively connected within its own individual cell to enable and disable the AND/OR function of the cell depending upon whether the data in the storage element is a one or zero respectively.
Claim 12
Dependent Claim
225 words
A re-programmable logic array comprising: a. an AND array disposed for receiving n input signals on n rows of m cells per row; b. an OR array providing k output lines on k rows of m cells per row, wherein n, m and k are integers greater than one; c. m term lines coupling said cells of said AND array to said cells of said OR array; d. each of said rows of cells of said AND and said OR arrays including: (i) shift register means of m data storage elements having an input terminal coupled to the first of said m data storage elements and an output terminal coupled to the output of the mth one of said m data storage elements, the input terminal of the first row shift register coupled to a program data input terminal and the output terminals of the first and each of the subsequent row shift registers being coupled to the input terminals of the next immediate following row shift register so as to form one continuous shift register through both said AND and said OR arrays; and e. each of said data storage elements being operatively connected within its own individual cell to enable and disable the AND/OR function of the cell depending upon whether the data in the storage element is a one or zero respectively.
Claim 13
Dependent Claim
87 words
A re-programmable logic array as in claim 9 further characterized by each of said n×m cells in said AND array comprising first and second transistor means coupled in series between one of said term lines and a reference potential, each of said transistor means having a control element, one of said n input terminals being coupled to the control element of said first transistor means and an output terminal of one of said data storage elements being coupled to the control element of said second transistor means.
Claim 14
Dependent Claim
87 words
A re-programmable logic array as in claim 10 further characterized by each of said k×m cells in said OR array comprising third and fourth transistor means coupled in series between one of said output lines and a reference potential, each of said transistor means having a control element, one of said m term lines being coupled to the control element of said third transistor means and an output terminal of one of said data storage elements being coupled to the control element of said fourth transistor means.
Claim 15
Dependent Claim
25 words
A re-programmable logic array as in claim 9 further characterized by a clock signal being coupled in parallel to each of said data storage elements.
Claim 16
Dependent Claim
21 words
A re-programmable logic array as in claim 9 further characterized by each of said data storage elements being a flip-flop circuit.
References Cited (Backward Citations)
US3609661A
Cited
US4024352A
Cited
US3987286A
Cited
US4415818A
Cited
US4422072A
Cited
US4414547A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1988-04-01 | 1988-10-01 | 1989-04-02 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1992-04-01 | 1992-10-01 | 1993-04-02 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1996-04-01 | 1996-10-01 | 1997-04-02 | $7700.00 | Window Closed / Lapsed |