US4999525A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Exclusive-or cell for pattern matching employing floating gate devices
Assignee: Intel Corp
•
Filing: 1989-03-17
•
Granted: 1991-03-12
•
Expires: 2009-03-17
Abstract
Abstract A semiconductor cell for producing an output current that is related to the match between an input vector pattern and a weighting pattern is described. The cell is particularly useful as a synapse cell within a neural network to perform pattern recognition tasks. The cell includes a pair of input lines for receiving a differential input vector element value and a pair of output lines for providing a difference current to a current summing neural amplifier. A plurality of floating gate devices each having a floating gate member are employed in the synapse cell to store charge in accordance with a predetermined weight pattern. Each of the floating gate devices is uniquely coupled to a combination of an output current line and an input voltage line such that the difference current provided to the neural amplifier is related to the match between the input vector and the stored weight.
Inventors
- 👤 Chin S. Park
- 👤 Herman A. Castro
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-31 10:58
CPC Classifications
G; G06; G06N; G06N3/00; G06N3/02; G06N3/06; G06N3/063; G06F; G06F18/00; G06F18/20; G06F18/22; G06N3/065
Claims Analysis
Total Claims: 20
Claim 1
Independent Claim
118 words
A semiconductor cell for use in computing the Hamming distance between a stored weight and an input voltage comprising: means for generating the complement of said input voltage; a pair of floating gate devices for storing said weight, each of said floating gate devices having a drain coupled to an output line and a source coupled to ground potential, one of said floating gate devices having its control gate coupled to said input voltage and the other of said floating gate devices having its control gate coupled to said complement such that the current produced on said output line in response to said input voltage is related to the match between said input voltage and said stored weight.
Claim 2
Dependent Claim
118 words
A semiconductor cell for use in computing the Hamming distance between a stored weight and an input voltage comprising: means for generating the complement of said input voltage; a pair of floating gate devices for storing said weight, each of said floating gate devices having a drain coupled to an output line and a source coupled to ground potential, one of said floating gate devices having its control gate coupled to said input voltage and the other of said floating gate devices having its control gate coupled to said complement such that the current produced on said output line in response to said input voltage is related to the match between said input voltage and said stored weight.
Claim 3
Dependent Claim
20 words
The semiconductor cell of claim 1 further including programming means for programming said stored weight on said floating gate devices.
Claim 4
Dependent Claim
26 words
The semiconductor cell of claim 2 wherein said input voltage, complement, weight and output current have binary values such that said cell performs the EXCLUSIVE-OR function.
Claim 5
Dependent Claim
12 words
The semiconductor of claim 2 wherein said floating gate devices are matched.
Claim 6
Dependent Claim
114 words
The semiconductor cell for producing an incremental output current which corresponds to the EXCLUSIVE-OR operation of an binary input voltage and a digitally stored weight, said cell comprising: an output summing line for carrying said output current; an inverter means for producing the complement of said binary input voltage; and a pair of electrically programmable floating gate memory devices each having their drains coupled to said output summing line and alternate ones of their control gates coupled to said binary input voltage and said complement, respective; said weight being stored on the floating gate members of said devices such that said output current is generated whenever said input voltage and said weight are different.
Claim 7
Dependent Claim
114 words
The semiconductor cell for producing an incremental output current which corresponds to the EXCLUSIVE-OR operation of an binary input voltage and a digitally stored weight, said cell comprising: an output summing line for carrying said output current; an inverter means for producing the complement of said binary input voltage; and a pair of electrically programmable floating gate memory devices each having their drains coupled to said output summing line and alternate ones of their control gates coupled to said binary input voltage and said complement, respective; said weight being stored on the floating gate members of said devices such that said output current is generated whenever said input voltage and said weight are different.
Claim 8
Dependent Claim
19 words
The cell of claim 5 further comprising programming means for programming said stored weight on said floating gate devices.
Claim 9
Dependent Claim
30 words
The semiconductor cell of claim 5 wherein each of said floating gate devices is programmed to an opposite binary state, the combination of said opposite binary states representing said weight.
Claim 10
Dependent Claim
112 words
In a neural network, a semiconductor cell useful in performing pattern matching tasks comprising: an output current line; a first floating gate device having its drain coupled to said output current line, its source grounded, and its control gate coupled to a input voltage; a second floating gate device having its drain coupled to said output current line, its source grounded and its control gate coupled to the complement of said input voltage; said first and second floating gate devices storing a weight on their floating gate members such that the output current provided on said output current line is related to the match between said input vector and said stored weight.
Claim 11
Dependent Claim
112 words
In a neural network, a semiconductor cell useful in performing pattern matching tasks comprising: an output current line; a first floating gate device having its drain coupled to said output current line, its source grounded, and its control gate coupled to a input voltage; a second floating gate device having its drain coupled to said output current line, its source grounded and its control gate coupled to the complement of said input voltage; said first and second floating gate devices storing a weight on their floating gate members such that the output current provided on said output current line is related to the match between said input vector and said stored weight.
Claim 12
Dependent Claim
18 words
The cell of claim 8 further comprising programming means for programming said weight onto said floating gate devices.
Claim 13
Dependent Claim
38 words
The synapse cell of claim 9 wherein said input voltage and said weight represent binary values such that the current produced on said output current line corresponds to the EXCLUSIVE-OR operation of said input voltage and said weight.
Claim 14
Dependent Claim
27 words
The cell of claim 10 wherein said current produced on said output current line is proportional to the analog multiplication of said input voltage and said weight.
Claim 15
Independent Claim
169 words
A device for computing the Hamming distance between two binary patterns comprising a plurality of cells arranged so as to form an array, said array also having a plurality of column lines associated with separate columns of said cells, each cell of said array computing the match between corresponding elements of an input voltage vector and a stored weight pattern, and wherein each cell includes: a pair of floating gate devices each having their drains coupled to one of said column lines, and their sources coupled to ground, the control gate of one of said floating gate devices being coupled to an input voltage vector element while the control gate of the other floating gate device is connected to the complement of said input voltage vector element, said floating gate devices storing said weight pattern element on their floating gates such that an incremental output current related to the match between said input voltage vector element and said element of said stored weight is produced on said column line.
Claim 16
Independent Claim
169 words
A device for computing the Hamming distance between two binary patterns comprising a plurality of cells arranged so as to form an array, said array also having a plurality of column lines associated with separate columns of said cells, each cell of said array computing the match between corresponding elements of an input voltage vector and a stored weight pattern, and wherein each cell includes: a pair of floating gate devices each having their drains coupled to one of said column lines, and their sources coupled to ground, the control gate of one of said floating gate devices being coupled to an input voltage vector element while the control gate of the other floating gate device is connected to the complement of said input voltage vector element, said floating gate devices storing said weight pattern element on their floating gates such that an incremental output current related to the match between said input voltage vector element and said element of said stored weight is produced on said column line.
Claim 17
Dependent Claim
30 words
The device of claim 12 wherein said incremental currents produced by each of said cells associated with one of said column lines are summed to produce a total column current.
Claim 18
Dependent Claim
27 words
The device of claim 13 wherein the sum of said total column currents is related to the match between said input voltage vector and said stored weight.
Claim 19
Dependent Claim
27 words
The device of claim 13 wherein the sum of said total column currents corresponds to the Hamming distance between said input voltage vector and said stored weight.
Claim 20
Dependent Claim
20 words
The device of claim 15 further comprising programming means for programming said stored weight into said cells of said array.
References Cited (Backward Citations)
US3546601A
Cited
US4027175A
Cited
US4055773A
Cited
US4202044A
Cited
US4617479B1
Cited
US4617479A
Cited
US4660166A
Cited
US4695979A
Cited
US4760437A
Cited
US4773024A
Cited
US4802103A
Cited
US4782460A
Cited
US4807168A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-03-11 | 1994-09-10 | 1995-03-12 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-03-11 | 1998-09-10 | 1999-03-12 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-03-11 | 2002-09-10 | 2003-03-12 | $7700.00 | Window Closed / Lapsed |