← Back to Patent Explorer
US4987562A Expired / Lapsed US ⏱️ 0.0 years remaining

Semiconductor layer structure having an aluminum-silicon alloy layer

Assignee: Fujitsu Ltd
•
Filing: 1988-08-22
•
Granted: 1991-01-22
•
Expires: 2008-08-22
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A semiconductor layer structure includes an alloy layer of aluminum and silicon formed on a silicon substrate. The concentration of silicon contained in the aluminum-silicon alloy layer is within a range of 10 to 75 weight percent. A barrier layer is formed on top of the aluminum-silicon alloy layer, and a metallic layer is formed on top of the barrier layer.

Inventors

  • 👤 Kiyoshi Watanabe

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-03 20:48
CPC Classifications
H; H10; H10D; H10D64/00; H10D64/60; H10D64/64; H10W; H10W20/00; H10W20/40; H10W20/41; H10W20/425

Claims Analysis

Total Claims: 11
Claim 1
Independent Claim 79 words
A semiconductor layer structure comprising: a silicon substrate; an alloy layer of aluminum and silicon formed on the silicon substrate, the concentration of silicon contained in the aluminum-silicon alloy layer being within a range of 10 to 75 weight percent; a barrier layer formed on top of the aluminum-silicon alloy layer; and a metallic layer formed on top of the barrier layer, the barrier layer preventing the silicon contained in the alloy layer from diffusing into the metallic layer.
Claim 2
Dependent Claim 79 words
A semiconductor layer structure comprising: a silicon substrate; an alloy layer of aluminum and silicon formed on the silicon substrate, the concentration of silicon contained in the aluminum-silicon alloy layer being within a range of 10 to 75 weight percent; a barrier layer formed on top of the aluminum-silicon alloy layer; and a metallic layer formed on top of the barrier layer, the barrier layer preventing the silicon contained in the alloy layer from diffusing into the metallic layer.
Claim 3
Dependent Claim 25 words
A semiconductor layer structure as claimed in claim 1, wherein the metallic layer formed on top of the barrier layer is a Schottky barrier electrode.
Claim 4
Dependent Claim 30 words
A semiconductor layer structure as claimed in claim 1, wherein the silicon substrate comprises an impurity diffused layer, and the aluminum-silicon alloy layer is formed on the impurity diffused layer.
Claim 5
Dependent Claim 26 words
A semiconductor layer structure as claimed in claim 3, wherein the metallic layer formed on the top of the barrier layer is an ohmic contact electrode.
Claim 6
Dependent Claim 89 words
A semiconductor layer structure comprising: a silicon substrate; a first alloy layer of aluminum and silicon formed on the silicon substrate, the concentration of silicon contained in the first alloy layer being within a range of 10 to 75 weight percent; a barrier layer formed on top of the aluminum-silicon alloy layer; and a second alloy layer of aluminum formed on top of the barrier layer, the concentration of aluminum contained in the second alloy layer being greater than the concentration of aluminum contained in the first alloy layer.
Claim 7
Dependent Claim 89 words
A semiconductor layer structure comprising: a silicon substrate; a first alloy layer of aluminum and silicon formed on the silicon substrate, the concentration of silicon contained in the first alloy layer being within a range of 10 to 75 weight percent; a barrier layer formed on top of the aluminum-silicon alloy layer; and a second alloy layer of aluminum formed on top of the barrier layer, the concentration of aluminum contained in the second alloy layer being greater than the concentration of aluminum contained in the first alloy layer.
Claim 8
Dependent Claim 35 words
A semiconductor layer structure as claimed in claim 5, wherein the second alloy layer is an aluminum-silicon alloy layer, and the concentration of silicon in the second alloy layer is 2% or less by weight.
Claim 9
Dependent Claim 118 words
A semiconductor device comprising: a silicon substrate having an impurity diffused region; a first layer structure formed on top of a surface portion of the silicon substrate which has a conduction type different from the impurity diffused region; and a second layer structure formed on top of the impurity diffused region, each of the first and second layer structures comprising; an alloy layer of aluminum and silicon formed on the corresponding surface portion of silicon substrate, the concentration of silicon contained in the aluminum-silicon alloy layer being within a range of 10 to 75 weight percent; a barrier layer formed on top of the aluminum-silicon alloy layer; and a metallic layer formed on top of the barrier layer.
Claim 10
Dependent Claim 118 words
A semiconductor device comprising: a silicon substrate having an impurity diffused region; a first layer structure formed on top of a surface portion of the silicon substrate which has a conduction type different from the impurity diffused region; and a second layer structure formed on top of the impurity diffused region, each of the first and second layer structures comprising; an alloy layer of aluminum and silicon formed on the corresponding surface portion of silicon substrate, the concentration of silicon contained in the aluminum-silicon alloy layer being within a range of 10 to 75 weight percent; a barrier layer formed on top of the aluminum-silicon alloy layer; and a metallic layer formed on top of the barrier layer.
Claim 11
Dependent Claim 40 words
A semiconductor layer structure as claimed in claim 7, wherein the metallic layer contains aluminum as the major component, and the concentration of aluminum in the metallic layer is greater than the concentration of aluminum in the aluminum-silicon alloy layer.

References Cited (Backward Citations)

JPS5149767A Cited
EP0024625A2 Cited
EP0082012A2 Cited
JPS59124765A Cited
EP0127281A1 Cited
JPS6020568A Cited
JPS60187042A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1994-01-21 1994-07-23 1995-01-22 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1998-01-21 1998-07-23 1999-01-22 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2002-01-21 2002-07-23 2003-01-22 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag