US4985674A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Real time, hostile environment, memory tester interface
Assignee: Boeing North American Inc
•
Filing: 1989-10-16
•
Granted: 1991-01-15
•
Expires: 2009-10-16
Abstract
Abstract An interface between a memory tester and a memory includes, in order, an inverter and digital line driver, a short section of coaxial cable, an impedance matching resistor, a level shifter (which may be omitted if the tester and the memory operate at a common voltage), an analog line driver, a long section of coaxial cable, and a final impedance matching resistor. Very high frequency memory interrogation is supported.
Inventors
- 👤 Ralf D. Woods
- 👤 Brent D. Hooker
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-26 13:38
CPC Classifications
G; G11; G11C; G11C29/00; G11C29/56; G01; G01R; G01R31/00; G01R31/28; G01R31/317; G01R31/3181; G01R31/319; G01R31/31903; G01R31/31905; G01R31/31917; G01R31/31924
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
225 words
An interface between an output of a memory tester and an input of a memory, comprising: (a) an inverter having an input and an output, the input being connected to the output of the memory tester; (b) a digital line driver having an input and an output, the input of the line driver being connected to the output of the inverter; (c) a first coaxial cable, having an internal conductor and an external conductor, having an input end and an output end, the external conductor being grounded, and the internal conductor input end being connected to the output of the line driver; (d) a first resistor connected between the output end of the first cable internal conductor and the first cable external conductor; (e) an analog line driver having an input and an output, the input being connected to the output end of the first cable internal conductor; (f) a second coaxial cable, having an internal conductor and an external conductor, having an input end and an output end, the external conductor being grounded, the internal conductor input end being connected to the output of the analog line driver, and the internal conductor output end being connected to the input of the memory; and (g) a second resistor connected between the output end of the second cable internal conductor and the second cable external conductor.
Claim 2
Dependent Claim
225 words
An interface between an output of a memory tester and an input of a memory, comprising: (a) an inverter having an input and an output, the input being connected to the output of the memory tester; (b) a digital line driver having an input and an output, the input of the line driver being connected to the output of the inverter; (c) a first coaxial cable, having an internal conductor and an external conductor, having an input end and an output end, the external conductor being grounded, and the internal conductor input end being connected to the output of the line driver; (d) a first resistor connected between the output end of the first cable internal conductor and the first cable external conductor; (e) an analog line driver having an input and an output, the input being connected to the output end of the first cable internal conductor; (f) a second coaxial cable, having an internal conductor and an external conductor, having an input end and an output end, the external conductor being grounded, the internal conductor input end being connected to the output of the analog line driver, and the internal conductor output end being connected to the input of the memory; and (g) a second resistor connected between the output end of the second cable internal conductor and the second cable external conductor.
Claim 3
Dependent Claim
26 words
The interface of claim 1, wherein the line driver comprises a four-input NAND gate, the four inputs being connected together to form the line driver input.
Claim 4
Dependent Claim
265 words
An interface between an output of a memory tester and an input of a memory, comprising: (a) an inverter having an input and an ouput, the input being connected to the output of the memory tester; (b) a digital line driver having an input and an output, the input of the line driver being connected to the output of the inventer; (c) a first coaxial cable, having an internal conductor and an external conductor, having an input end and an output end, the external conductor being grounded, and the internal conductor input end being connected to the output of the line driver; (d) a first resistor connected between the output end of the first cable internal conductor and the first cable external conductor; (e) a level shifter having an input and an output, the level shifter input being connected to the output end of the first cable internal conductor; (f) a pull-up resistor connected between the output of the shifter and a level shifting voltage source; (g) an analog line driver having an input and an output, the input being connected to the output of the level shifter; (h) a second coaxial cable, having an internal conductor and an external conductor, having an input end and an output end, the external conductor being grounded, the internal conductor input end being connected to the output of the analog line driver, and the internal conductor output end being connected to the input of the memory; and (i) a second resistor connected between the output end of the second cable internal conductor and the second cable external conductor.
Claim 5
Dependent Claim
265 words
An interface between an output of a memory tester and an input of a memory, comprising: (a) an inverter having an input and an ouput, the input being connected to the output of the memory tester; (b) a digital line driver having an input and an output, the input of the line driver being connected to the output of the inventer; (c) a first coaxial cable, having an internal conductor and an external conductor, having an input end and an output end, the external conductor being grounded, and the internal conductor input end being connected to the output of the line driver; (d) a first resistor connected between the output end of the first cable internal conductor and the first cable external conductor; (e) a level shifter having an input and an output, the level shifter input being connected to the output end of the first cable internal conductor; (f) a pull-up resistor connected between the output of the shifter and a level shifting voltage source; (g) an analog line driver having an input and an output, the input being connected to the output of the level shifter; (h) a second coaxial cable, having an internal conductor and an external conductor, having an input end and an output end, the external conductor being grounded, the internal conductor input end being connected to the output of the analog line driver, and the internal conductor output end being connected to the input of the memory; and (i) a second resistor connected between the output end of the second cable internal conductor and the second cable external conductor.
Claim 6
Dependent Claim
26 words
The interface of claim 3, wherein the line driver comprises a four-input NAND gate, the four inputs being connected together to form the line driver input.
Claim 7
Dependent Claim
16 words
The interface of claim 4, wherein the level shifter comprises a digital open collector level shifter.
Claim 8
Dependent Claim
16 words
The interface of claim 3, wherein the level shifter comprises a digital open collector level shifter.
References Cited (Backward Citations)
US3585399A
Cited
US3602741A
Cited
US3953748A
Cited
US4291404A
Cited
US4570262A
Cited
US4908576A
Cited
US4928062A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-01-14 | 1994-07-16 | 1995-01-15 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-01-14 | 1998-07-16 | 1999-01-15 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-01-14 | 2002-07-16 | 2003-01-15 | $7700.00 | Window Closed / Lapsed |