← Back to Patent Explorer
US3602741A Expired / Lapsed US ⏱️ 0.0 years remaining

Interface coupling circuit

Assignee: United States Department of the Navy
•
Filing: 1970-06-25
•
Granted: 1971-08-31
•
Expires: 1990-06-25
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A system for modifying a plurality of input signals and generating a single output is utilized in order to couple the information received to an output system. The plurality of input signals are modified and applied to a pair of transistor amplifiers that have their collectors connected together and provide but a single output to a voltage level shifter that controls the voltage level of the signal. The signal is then further amplified to interface with an output load.

Inventors

  • 👤 Elliott L Ressler
  • 👤 Thomas F Long

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-27 10:36
CPC Classifications
H; H03; H03K; H03K17/00; H03K17/51; H03K17/56; H03K17/60; H03K17/62; H03K17/6242; H03K5/00

Claims Analysis

Total Claims: 9
Claim 1
Independent Claim 112 words
An interface coupling circuit comprising: filter means for modifying and attenuating a first square wave input signal; attenuating means for attenuating a second square wave input signal; combining means connected to receive said first and second input signal and for providing a sequentially combined and amplified output signal; level shifting means connected to receive said output signal and for providing a change in bias level exclusively during the period of time before and after receipt of said output signal in response to receipt of a DC input signal; and level control means for amplifying said combining means output signal and providing a signal with a predetermined voltage range about a predetermined level.
Claim 2
Dependent Claim 112 words
An interface coupling circuit comprising: filter means for modifying and attenuating a first square wave input signal; attenuating means for attenuating a second square wave input signal; combining means connected to receive said first and second input signal and for providing a sequentially combined and amplified output signal; level shifting means connected to receive said output signal and for providing a change in bias level exclusively during the period of time before and after receipt of said output signal in response to receipt of a DC input signal; and level control means for amplifying said combining means output signal and providing a signal with a predetermined voltage range about a predetermined level.
Claim 3
Dependent Claim 50 words
An interface coupling circuit according to claim 1 wherein said filter means further comprises: resistor means connected to receive said first input square wave signal for providing buffering and isolation; and a T-section filter connected to said resistor means for passing, only the fundamental frequency of said square wave signal.
Claim 4
Dependent Claim 37 words
An interface coupling circuit according to claim 2 wherein said T-section filter further comprises: a pair of inductors serially connected at a junction point; and a capacitor having one of its contacts connected to said junction point.
Claim 5
Dependent Claim 56 words
An interface coupling circuit according to claim 3 wherein said combining means further comprises: a plurality of transistors having their collectors joined together, respectively receiving sequential input signals and combining and amplifying said sequential input signals; and a potentiometer connected to said collectors for providing an adjustable level output for said combined and amplified sequential signals.
Claim 6
Dependent Claim 42 words
An interface coupling circuit according to claim 4 further comprising: said transistors are NPN transistors; the emitters of said transistors are individually connected to ground through resistive elements; and the bases of said transistors are adapted to receive said sequential input signals.
Claim 7
Dependent Claim 30 words
An interface coupling circuit according to claim 5 wherein said attenuating means further comprises: a potentiometer connected to said combining means for providing an attenuated signal to said combining means.
Claim 8
Dependent Claim 42 words
An interface coupling circuit according to claim 6 wherein said level shifting means further comprises: a variable resistor connected to receive said output signal; and switching means for connecting said resistor to ground in response to receipt of said DC input signal.
Claim 9
Dependent Claim 46 words
An interface coupling circuit according to claim 7 wherein said switching means further comprises: an NPN transistor including an emitter, collector and base with said emitter connected to ground, said collector connected to said variable resistor and said base adapted to receive said DC input signal.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1974-08-30 1975-03-01 1975-08-31 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1978-08-30 1979-03-01 1979-08-31 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1982-08-30 1983-03-01 1983-08-31 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag