Patent US4984041A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4984041A Expired / Lapsed US ⏱️ 0.0 years remaining

High voltage thin film transistor with second control electrode

Assignee: Xerox Corp
•
Filing: 1989-07-28
•
Granted: 1991-01-08
•
Expires: 2009-07-28
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A high voltage thin film transistor comprising an amorphous semiconductor charge transport layer, laterally disposed source and drain electrodes, a first control electrode with one edge laterally overlapping the source electrode and an other edge laterally spaced from the drain electrode. A source of high potential is applied to the drain electrode and a source of low potential is applied to the first control electrode in a time varying manner so as to form an accumulation channel in the charge transport layer, opposite to the first control electrode. Device performance is improved by including a second control electrode disposed in the same plane as the first control electrode and biased for preventing the formation of defects within the charge transport layer adjacent the other edge.

Inventors

  • 👤 Michael Hack
  • 👤 John G. Shaw

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-31 06:27
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/60; H10D30/67; H10D30/6729; H10D30/673; H10D30/6733; H10D30/6734; H10D30/6704; H10D30/6713; H10D30/6715; H10D30/6717; H10D30/674; H10D30/6741; H10D30/6743; H10D30/6746

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 216 words
A high voltage thin film transistor comprising an amorphous semiconductor charge transport layer, laterally disposed source and drain electrodes located adjacent to said charge transport layer, a source of reference potential connected to said source electrode, a gate dielectric layer located adjacent to said charge transport layer, a first control electrode separated from said charge transport layer by said gate dielectric layer, said first control electrode having one edge laterally overlapping said source electrode and an other edge laterally spaced from said drain electrode, a source of high electrical potential connected to said drain electrode and a source of low electrical potential connected to said first control electrode for forming a conducting channel in said charge transport layer at a location opposite to said first control electrode in a time varying manner, said transistor being characterized by including a second control electrode being coplanar with said first control electrode, being separated from said charge transport layer by said gate dielectric layer, and being laterally spaced from said first control electrode and said drain electrode, and a source of electrical potential, of a value intermediate said high and said reference electrical potentials, connected to said second control electrode, for preventing depletion of carriers within said charge transport layer adjacent said other edge of said first control electrode.
Claim 2
Dependent Claim 216 words
A high voltage thin film transistor comprising an amorphous semiconductor charge transport layer, laterally disposed source and drain electrodes located adjacent to said charge transport layer, a source of reference potential connected to said source electrode, a gate dielectric layer located adjacent to said charge transport layer, a first control electrode separated from said charge transport layer by said gate dielectric layer, said first control electrode having one edge laterally overlapping said source electrode and an other edge laterally spaced from said drain electrode, a source of high electrical potential connected to said drain electrode and a source of low electrical potential connected to said first control electrode for forming a conducting channel in said charge transport layer at a location opposite to said first control electrode in a time varying manner, said transistor being characterized by including a second control electrode being coplanar with said first control electrode, being separated from said charge transport layer by said gate dielectric layer, and being laterally spaced from said first control electrode and said drain electrode, and a source of electrical potential, of a value intermediate said high and said reference electrical potentials, connected to said second control electrode, for preventing depletion of carriers within said charge transport layer adjacent said other edge of said first control electrode.
Claim 3
Dependent Claim 23 words
The high voltage thin film transistor as defined in claim 1 characterized in that said charge transport layer is comprised of amorphous silicon.
Claim 4
Dependent Claim 154 words
A high voltage thin film transistor comprising an amorphous semiconductor charge transport layer, laterally disposed source and drain electrodes located adjacent to said charge transport layer, a gate dielectric layer located adjacent to said charge transport layer, a control electrode separated from said charge transport layer by said gate dielectric layer, said control electrode having one edge laterally overlapping said source electrode and an other edge laterally spaced from said drain electrode, a source of high electrical potential connected to said drain electrode, and a source of low electrical potential connected to said control electrode for forming a conducting channel in said charge transport layer at a location opposite to said control electrode in a time varying manner, said transistor being characterized by including control means disposed in the same plane as said control electrode for preventing the formation of defects within said charge transport layer adjacent said other edge of said control electrode.
Claim 5
Dependent Claim 154 words
A high voltage thin film transistor comprising an amorphous semiconductor charge transport layer, laterally disposed source and drain electrodes located adjacent to said charge transport layer, a gate dielectric layer located adjacent to said charge transport layer, a control electrode separated from said charge transport layer by said gate dielectric layer, said control electrode having one edge laterally overlapping said source electrode and an other edge laterally spaced from said drain electrode, a source of high electrical potential connected to said drain electrode, and a source of low electrical potential connected to said control electrode for forming a conducting channel in said charge transport layer at a location opposite to said control electrode in a time varying manner, said transistor being characterized by including control means disposed in the same plane as said control electrode for preventing the formation of defects within said charge transport layer adjacent said other edge of said control electrode.
Claim 6
Dependent Claim 23 words
The high voltage thin film transistor as defined in claim 3 characterized in that said charge transport layer is comprised of amorphous silicon.

References Cited (Backward Citations)

US4716446A Cited
JPS59163871A Cited
US4752814A Cited
US4598305A Cited
JPS6197964A Cited
JPS61215520A Cited
US4882295A Cited
JPS633464A Cited
JPS63141378A Cited
EP0304824A2 Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1994-01-07 1994-07-09 1995-01-08 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1998-01-07 1998-07-09 1999-01-08 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2002-01-07 2002-07-09 2003-01-08 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag