US4975640A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method for operating a linear feedback shift register as a serial shift register with a crosscheck grid structure
Assignee: Duet Technologies Inc
•
Filing: 1990-02-20
•
Granted: 1990-12-04
•
Expires: 2010-02-20
Abstract
Abstract A method for operating a multiple input linear feedback shift register (LFSR) as a conventional shift register so that input multiplexers can be eliminated on each parallel input when associated with a CrossCheck matrix. A linear feedback shift register coupled through sense lines of a CrossCheck test matrix is operated as a serial shift register by inputting serial data at the serial data input while maintaining parallel input lines at a zero logic level. Further, zero logic level serial data (null data) is input serially through the shift register prior to the enabling of the parallel input. The method significantly reduces the number of logic structures required to shift the data out serially.
Inventors
- 👤 Robert J. Lipp
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-31 11:13
CPC Classifications
G; G11; G11C; G11C19/00; G11C19/38; G06; G06F; G06F11/00; G06F11/22; G06F11/26; G06F11/27
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
232 words
In a CrossCheck test structure having sense lines coupled to supply digital binary data in parallel to an array of serially-coupled bit registers for propagating data serially to an output terminal and in feedback toward a first bit register, a method for operating said bit registers configured as a linear feedback shift register with parallel inputs as a serial shift register comprising the steps of: providing only a single dual-input multiplexer coupled to receive, as a feedback signal at a first input, data from output of at least one bit register and, as serial input data at a second input, serial data directed from an input terminal and to provide serial data to a first terminal of a first dual-input exclusive-OR gate; providing as a stage for each sense line: a first dual-input exclusive-OR gate coupled at a first terminal to receive serial data from a prior stage and at a second terminal to receive parallel data from sense lines of a test structure; a bit register coupled to receive output data from said dual-input exclusive-OR gate and coupled to provide serial data to a next stage; selecting at said single multiplexer to receive serial input data at said second input; and setting all of said sense lines to a logic zero level such that, upon clocking of said bit registers, serial data is propagated through said bit registers in unmodified form.
Claim 2
Dependent Claim
232 words
In a CrossCheck test structure having sense lines coupled to supply digital binary data in parallel to an array of serially-coupled bit registers for propagating data serially to an output terminal and in feedback toward a first bit register, a method for operating said bit registers configured as a linear feedback shift register with parallel inputs as a serial shift register comprising the steps of: providing only a single dual-input multiplexer coupled to receive, as a feedback signal at a first input, data from output of at least one bit register and, as serial input data at a second input, serial data directed from an input terminal and to provide serial data to a first terminal of a first dual-input exclusive-OR gate; providing as a stage for each sense line: a first dual-input exclusive-OR gate coupled at a first terminal to receive serial data from a prior stage and at a second terminal to receive parallel data from sense lines of a test structure; a bit register coupled to receive output data from said dual-input exclusive-OR gate and coupled to provide serial data to a next stage; selecting at said single multiplexer to receive serial input data at said second input; and setting all of said sense lines to a logic zero level such that, upon clocking of said bit registers, serial data is propagated through said bit registers in unmodified form.
Claim 3
Dependent Claim
105 words
The method according to claim 1 for loading the linear feedback shift register in parallel without modifying data so loaded, said method further comprising the steps of: sending a sequence of null data from said input terminal to said second input of said multiplexer, said null data being of sufficient duration to produce logic zeroes in all said bit registers; thereafter connecting said sense lines to data signals intended to be loaded in said bit registers; and thereafter, while maintaining null data on said second input, loading data in parallel from said sense lines into said bit registers by clocking said bit registers once simultaneously.
Claim 4
Dependent Claim
38 words
The method according to claim 2 further including the steps of: setting all of said sense lines to logic zero; and thereafter transferring data in said bit registers to said output terminal by again clocking said bit registers.
Claim 5
Dependent Claim
21 words
The method according to claim 1 wherein said setting step comprises applying signals through precharge transistors coupled to said sense lines.
Claim 6
Dependent Claim
31 words
The method according to claim 1 wherein said setting step comprises coupling a row of CrossCheck test sites to a logic zero level; and selecting a probe line for said row.
Claim 7
Dependent Claim
199 words
In a CrossCheck test structure employing a set of bit registers for propagating data serially to an output terminal without modification and in feedback toward a first bit register for data compression, a linear feedback shift register means capable of operating in a serial feedback shift register mode and a parallel input mode comprising: a single dual input multiplexer coupled to receive, as a feedback signal at a first input, data from output of at least one bit register and, as serial input data at a second input, data directed from an input terminal and to provide serial data to a first terminal of a first dual-input exclusive-OR gate; as a stage for each sense line: a dual-input exclusive-OR gate coupled at a first terminal to receive serial data from a prior stage and at a second terminal to receive parallel data from sense lines of a test structure; a bit register coupled to receive output data from said dual-input exclusive-OR gate and coupled to provide serial data to a next stage; and means for setting all of said sense lines to a logic zero level such that serial data is propagated through said bit registers in unmodified form.
Claim 8
Dependent Claim
199 words
In a CrossCheck test structure employing a set of bit registers for propagating data serially to an output terminal without modification and in feedback toward a first bit register for data compression, a linear feedback shift register means capable of operating in a serial feedback shift register mode and a parallel input mode comprising: a single dual input multiplexer coupled to receive, as a feedback signal at a first input, data from output of at least one bit register and, as serial input data at a second input, data directed from an input terminal and to provide serial data to a first terminal of a first dual-input exclusive-OR gate; as a stage for each sense line: a dual-input exclusive-OR gate coupled at a first terminal to receive serial data from a prior stage and at a second terminal to receive parallel data from sense lines of a test structure; a bit register coupled to receive output data from said dual-input exclusive-OR gate and coupled to provide serial data to a next stage; and means for setting all of said sense lines to a logic zero level such that serial data is propagated through said bit registers in unmodified form.
References Cited (Backward Citations)
US4377757A
Cited
US4701917A
Cited
US4742252A
Cited
US4749947A
Cited
US4857774A
Cited
US4942318A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1993-12-03 | 1994-06-04 | 1994-12-04 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1997-12-03 | 1998-06-04 | 1998-12-04 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2001-12-03 | 2002-06-04 | 2002-12-04 | $7700.00 | Window Closed / Lapsed |