Patent US4963772A successfully refreshed from Google Patents.
US4963772A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Metastable-immune flip-flop arrangement
Assignee: Philips North America LLC
•
Filing: 1989-02-07
•
Granted: 1990-10-16
•
Expires: 2009-02-07
Abstract
Abstract A D-type flip-flop arrangement includes first and second latches .Circuitry interposed between the latches blocks any metastable condition that may occur in the first latch from propagating into the second latch. Additionally, the arrangement minimizes the likelihood that the first latch will enter a metastable condition and, if it does, resolves the condition extremely rapidly.
Inventors
- 👤 Charles E. Dike
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 15:48
CPC Classifications
H; H03; H03K; H03K3/00; H03K3/02; H03K3/26; H03K3/28; H03K3/281; H03K3/286; H03K3/027; H03K3/037; H03K3/0375; H03K3/288
Claims Analysis
Total Claims: 14
Claim 1
Independent Claim
81 words
A flip-flop arrangement comprising first and second latches, means for applying input data signals to said first latch, means settable by input clock signals for applying enabling clock signals to said first latch, and means coupled between said first and second latches and responsive to a signal from said first latch that is at least equal to a specified value for applying a switching signal to said second latch and a reset signal to said means for applying enabling clock signals.
Claim 2
Dependent Claim
81 words
A flip-flop arrangement comprising first and second latches, means for applying input data signals to said first latch, means settable by input clock signals for applying enabling clock signals to said first latch, and means coupled between said first and second latches and responsive to a signal from said first latch that is at least equal to a specified value for applying a switching signal to said second latch and a reset signal to said means for applying enabling clock signals.
Claim 3
Dependent Claim
27 words
An arrangement as in claim 1 wherein said means for applying input data signals comprises an input circuit for applying two-rail digital signals to said first latch.
Claim 4
Dependent Claim
32 words
An arrangement as in claim 2 wherein said means for applying input data signals comprises an input circuit responsive to single-rail digital signals for applying two-rail digital signals to said first latch.
Claim 5
Dependent Claim
14 words
An arrangement as in claim 3 wherein said input circuit exhibits a high-input-impedance characteristic.
Claim 6
Dependent Claim
18 words
An arrangement as in claim 1 wherein said means coupled between said latches comprises an asynchronous difference detector.
Claim 7
Dependent Claim
23 words
An arrangement as in claim 5 wherein signals are applied from said first latch to said difference detector in a two-rail digital representation.
Claim 8
Dependent Claim
54 words
An arrangement as in claim 6 wherein said difference detector is responsive to said signal from said first latch which consists of the difference in levels of the two-rail representation from said first latch being less than a specified value to block signals from said first latch from being applied to said second latch.
Claim 9
Dependent Claim
24 words
An arrangement as in claim 7 wherein said difference detector includes means for limiting the voltage excursion of output signals provided by said detector.
Claim 10
Dependent Claim
22 words
An arrangement as in claim 8 wherein said first latch includes means for limiting the voltage excursion of clock signals applied thereto.
Claim 11
Dependent Claim
61 words
An arrangement as in claim 1 wherein said means settable by said input clock signals includes a clock latch responsive to said input clock signals of a specified level for continuing to provide said enabling clock signals to said first latch until said clock latch is reset by said reset signal from said means coupled between said first and second latches.
Claim 12
Dependent Claim
45 words
An arrangement as in claim 10 wherein signal propagation path delays in said arrangement are proportioned to cause said second latch to switch in response to a switching signal from said means coupled between said first and second latches before said clock latch is reset.
Claim 13
Dependent Claim
21 words
An arrangement as in claim 11 further including a source for applying said input clock signals to said clock latch means.
Claim 14
Dependent Claim
24 words
An arrangement as in claim 1 in which said means settable for input clock signals applies enabling clock signals only to said first latch.
References Cited (Backward Citations)
US4128201A
Cited
US4121120A
Cited
US4282489A
Cited
US4580137A
Cited
US4570082A
Cited
US4786829A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1993-10-15 | 1994-04-16 | 1994-10-16 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1997-10-15 | 1998-04-16 | 1998-10-16 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2001-10-15 | 2002-04-16 | 2002-10-16 | $7700.00 | Window Closed / Lapsed |