Patent US4935382A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4935382A Expired / Lapsed US ⏱️ 0.0 years remaining

Method of making a semiconductor-insulator-semiconductor structure

Assignee: AT&T Inc
•
Filing: 1988-10-31
•
Granted: 1990-06-19
•
Expires: 2008-10-31
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A semiconductor epitaxial device structure is described in which there are alternate single crystal layers of semiconductor, insulator and semiconductor. A typical example is InP/CaF 2 /InP. A process for producing such a structure is also described.

Inventors

  • 👤 Wilbur D. Johnston, Jr.
  • 👤 Charles W. Tu

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-29 13:06
CPC Classifications
H; H10; H10P; H10P14/00; H10P14/60; H10P14/69; H10P14/692; H10P14/6938; H10P14/6939; H10P14/69397; H10D; H10D62/00; H10D62/80; H10D62/82; H10P14/20; H10P14/22; H10P14/29; H10P14/2901; H10P14/2907; H10P14/2909; H10P14/32; H10P14/3202; H10P14/3238; H10P14/3242; H10P14/3244; H10P14/3251; H10P14/3252; H10P14/34; H10P14/3402; H10P14/3414; H10P14/3418; H10P14/36; H10P14/3602; H10P14/63; H10P14/6326; H10P14/6328; H10P14/6332; H10P14/65; H10P14/6502; H10P14/6504; Y; Y10; Y10S; Y10S148/00; Y10S148/056; Y10S148/072; Y10S148/097; Y10S438/00; Y10S438/957; Y10S438/967

Claims Analysis

Total Claims: 20
Claim 1
Independent Claim 365 words
A process for fabricating a semiconductor device, said semiconductor device comprising semiconductor substrate and on top of said semiconductor substrate, alternating layers of insulating layer and semiconductor layer in which 1. The semiconductor substrate comprises at least one Group III-V semiconductor compound; 2. The insulating layer comprises epitaxial insulating film of cubic Group II fluoride which is substantially twin-free and substantially single crystal, and the cubic Group II fluoride is selected from the group consisting of Ca x Sr 1-x F 2 and Ba y Sr 1-y F 2 where x and y vary from 0 to 1; and 3. The semiconductor layer comprises an epitaxial semiconductor film of at least one Group III-V semiconductor compound, said semiconductor film being substantially twin-free and substantially single crystal said process comprising the steps of: (a) introducing the semiconductor substrate into a vacuum chamber and reducing the background pressure to a subatmosphere pressure, (b) exposing the semiconductor substrate surface to a molecular beam cleaning procedure, (c) directing at least one molecular beam of the cubic Group II fluoride upon the semiconductor surface at a certain rate while maintaining the semiconductor surface at a certain growth temperature range so as to form an epitaxial insulating layer, (d) directing molecular beams comprising the elements of a III-V compound semiconductor onto the surface of the insulating layer; characterized in that (e) the molecular beam cleaning procedure is carried out in the temperature range from 400 to 700 degrees C. and a molecular beam of the Group V element is maintained on the surface of the semiconductor material so as to maintain the stoichiometry of the surface while removing any impurity layers on the semiconductor material surface, and (f) the growth temperature range is the temperature range 150 degrees C. below the decomposition temperature of the III-V semiconductor and the growth rate is at least 250 Angstroms per hour so as to grow a substantially single crystal, twin-free layer of cubic Group II fluoride on part of the surface of the III-V semiconductor and in which immediately before step (a), molecular beam cleaning procedure is carried out with a semiconductor surface temperature of approximately 600±50 degrees C. under an arsenic molecular beam.
Claim 2
Dependent Claim 365 words
A process for fabricating a semiconductor device, said semiconductor device comprising semiconductor substrate and on top of said semiconductor substrate, alternating layers of insulating layer and semiconductor layer in which 1. The semiconductor substrate comprises at least one Group III-V semiconductor compound; 2. The insulating layer comprises epitaxial insulating film of cubic Group II fluoride which is substantially twin-free and substantially single crystal, and the cubic Group II fluoride is selected from the group consisting of Ca x Sr 1-x F 2 and Ba y Sr 1-y F 2 where x and y vary from 0 to 1; and 3. The semiconductor layer comprises an epitaxial semiconductor film of at least one Group III-V semiconductor compound, said semiconductor film being substantially twin-free and substantially single crystal said process comprising the steps of: (a) introducing the semiconductor substrate into a vacuum chamber and reducing the background pressure to a subatmosphere pressure, (b) exposing the semiconductor substrate surface to a molecular beam cleaning procedure, (c) directing at least one molecular beam of the cubic Group II fluoride upon the semiconductor surface at a certain rate while maintaining the semiconductor surface at a certain growth temperature range so as to form an epitaxial insulating layer, (d) directing molecular beams comprising the elements of a III-V compound semiconductor onto the surface of the insulating layer; characterized in that (e) the molecular beam cleaning procedure is carried out in the temperature range from 400 to 700 degrees C. and a molecular beam of the Group V element is maintained on the surface of the semiconductor material so as to maintain the stoichiometry of the surface while removing any impurity layers on the semiconductor material surface, and (f) the growth temperature range is the temperature range 150 degrees C. below the decomposition temperature of the III-V semiconductor and the growth rate is at least 250 Angstroms per hour so as to grow a substantially single crystal, twin-free layer of cubic Group II fluoride on part of the surface of the III-V semiconductor and in which immediately before step (a), molecular beam cleaning procedure is carried out with a semiconductor surface temperature of approximately 600±50 degrees C. under an arsenic molecular beam.
Claim 3
Dependent Claim 27 words
The process of claim 1 in which immediately before step (a), the Group III-V semiconductor surface is cleaned by polishing said surface with a chemical polishing solution.
Claim 4
Dependent Claim 16 words
The process of claim 2 in which the chemical polishing solution is bromine dissolved in methanol.
Claim 5
Dependent Claim 22 words
The process of claim 1 in which the Group III-V semiconductor is InP or a Group III-V semiconductor lattice matched to InP.
Claim 6
Dependent Claim 13 words
The process of claim 4 in which the Group III-V semiconductor is InP.
Claim 7
Dependent Claim 30 words
The process of claim 4 in which the molecular beam cleaning procedure is carried out with a semiconductor surface temperature of approximately 500±50 degrees C. under a phosphorus molecular beam.
Claim 8
Dependent Claim 13 words
The process of claim 6 in which the phosphorus beam originates from InP.
Claim 9
Dependent Claim 17 words
The process of claim 6 in which the pressure is between 10 -5 and 10 -6 Torr.
Claim 10
Dependent Claim 18 words
The process of claim 4 in which the growth temperature range is between 250 and 350 degrees C.
Claim 11
Dependent Claim 17 words
The process of claim 9 in which the growth temperature is between 300 and 350 degrees C.
Claim 12
Dependent Claim 33 words
The process of claim 4 in which the cubic Group II fluoride is calcium fluoride and the growth temperature is 350±10 degrees C. and the growth rate is approximately 600 Angstroms per hour.
Claim 13
Dependent Claim 37 words
The process of claim 1 in which the cubic Group II fluoride is Ba x Sr 1-x F 2 and x is adjusted so that the Ba x Sr 1-x F 2 is lattice matched to InP.
Claim 14
Dependent Claim 19 words
The process of claim 12 in which the semiconductor is rotated to remove variations in composition and lattice parameters.
Claim 15
Dependent Claim 22 words
The process of claim 1 in which the Group III-V semiconductor is GaAs or a Group III-V semiconductor lattice matched to GaAs.
Claim 16
Dependent Claim 14 words
The process of claim 14 in which the Group III-V semiconductor is n-type GaAs.
Claim 17
Dependent Claim 15 words
The process of claim 14 in which the arsenic beam originates from the element arsenic.
Claim 18
Dependent Claim 17 words
The process of claim 14 in which the pressure is between 10 -5 and 10 -6 Torr.
Claim 19
Dependent Claim 18 words
The process of claim 14 in which the growth temperature range is between 300 and 650 degrees C.
Claim 20
Dependent Claim 37 words
The process of claim 14 in which the cubic Group II fluoride is Ca x Sr 1-x F 2 and x is adjusted so that the Ca x Sr 1-x F 2 is lattice matched to GaAs.

References Cited (Backward Citations)

US3915765A Cited
US4555301A Cited
US4792832A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1993-06-18 1993-12-18 1994-06-19 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1997-06-18 1997-12-18 1998-06-19 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2001-06-18 2001-12-18 2002-06-19 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag