← Back to Patent Explorer
US4929567A Expired / Lapsed US ⏱️ 0.0 years remaining

Method of manufacturing a self-aligned GaAs MESFET with T type tungsten gate

Assignee: KOREA TELECOMMUNICATION AUTHORITY A CORP OF KOREA
•
Filing: 1989-11-30
•
Granted: 1990-05-29
•
Expires: 2009-11-30
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract The invention provides the method of manufacturing a self-aligned GaAs MESFET wherein the Si thin film formed by PECVD (Plasma Enhanced Chemical Vapor Deposition) and the Si 3 N 4 film formed by PCVD (Photo Chemical Vapor Deposition) onto the GaAs substrate are used as the capping film in the activation process, and then the self-aligned MESFET with the T type gate is manufactured through the selective chemical vapor deposition of the tungsten onto the Si thin film. As a result, the gap between the gate electrode and the n+ layer can be adjusted itself.

Inventors

  • 👤 Hyung M. Park
  • 👤 Dong G. Kim

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-31 23:09
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/01; H10D30/061; H10D30/0612; H10D30/0616; H10D64/00; H10D64/01; H10D64/012; H10D64/0124; H10D64/0125; H10P; H10P14/00; H10P14/60; H10P14/63; H10P14/6326; H10P14/6328; H10P14/6334; H10P14/6336; H10P30/00; H10P30/20; H10P76/00; H10P76/20; H10P76/204; H10P76/2041; H10P95/00; H10P95/90

Claims Analysis

Total Claims: 5
Claim 1
Independent Claim 250 words
A method of manufacturing a self-aligned MESFET with T type gate electrode of the tungsten comprising the processes of: depositing a silicon (Si) thin film onto entire surface of a semi-insulating GaAs substrate by PECVD(plasma enhanced chemical vapor deposition), depositing a Si 3 N 4 film onto the silicon (Si) thin film by PCVD (photo chemical vapor deposition), and ion implanting for a n active layer using a photoresist as a mask; forming a gate electrode pattern by etching said Si 3 N 4 film using a photoresist as a mask to form the gate electrode; growing the tungsten by selective chemical vapor deposition only onto the exposed Si thin film in order not to deposit the tungsten onto said Si 3 N 4 film; growing the tungsten film transversely for forming a tungsten gate electrode with T type; forming a n+ layer by ion implantation so that the gap between said gate electrode and said n+ layer is 1000 Å through 2000 Å using said T type tungsten gate; activating said n and n+ layer using said Si thin film and Si 3 N 4 film as a capping film; ion implanting for said n and n+ active layers and for isolation between devices through said Si thin film and Si 3 N 4 film; etching said Si thin film and Si 3 N 4 film and depositing an ohmic metal (AuGe/Ni) by a lift-off technique using a photoresist as a mask to form a source and a drain.
Claim 2
Independent Claim 250 words
A method of manufacturing a self-aligned MESFET with T type gate electrode of the tungsten comprising the processes of: depositing a silicon (Si) thin film onto entire surface of a semi-insulating GaAs substrate by PECVD(plasma enhanced chemical vapor deposition), depositing a Si 3 N 4 film onto the silicon (Si) thin film by PCVD (photo chemical vapor deposition), and ion implanting for a n active layer using a photoresist as a mask; forming a gate electrode pattern by etching said Si 3 N 4 film using a photoresist as a mask to form the gate electrode; growing the tungsten by selective chemical vapor deposition only onto the exposed Si thin film in order not to deposit the tungsten onto said Si 3 N 4 film; growing the tungsten film transversely for forming a tungsten gate electrode with T type; forming a n+ layer by ion implantation so that the gap between said gate electrode and said n+ layer is 1000 Å through 2000 Å using said T type tungsten gate; activating said n and n+ layer using said Si thin film and Si 3 N 4 film as a capping film; ion implanting for said n and n+ active layers and for isolation between devices through said Si thin film and Si 3 N 4 film; etching said Si thin film and Si 3 N 4 film and depositing an ohmic metal (AuGe/Ni) by a lift-off technique using a photoresist as a mask to form a source and a drain.
Claim 3
Dependent Claim 66 words
A method of manufacturing a self-aligned MESFET according to claim 1, wherein said process of depositing the tungsten selectively only onto the Si film is carried out under the condition that the substrate temperature is 350° through 450° C., the reaction pressure is 0.2 through 1 Torr, and the flow rate of WF 6 and argon gas are 5 through 10 sccm and 1000 sccm, respectively.
Claim 4
Dependent Claim 41 words
A method of manufacturing a self-aligned MESFET according to claim 1, wherein the thickness of said Si thin film and Si 3 N 4 film as the capping film in said process, are 100 through 200 Å and 1000 Å, respectively.
Claim 5
Dependent Claim 71 words
A method of manufacturing a self-aligned MESFET according to claim 1, wherein said process of depositing the tungsten electrode with T type is carried out under the condition that the substrate temperature is 350° through 450° C., the reaction pressure is 0.6 through 2 Torr, and the flow rates of WF 6 , H 2 and Ar gases are 50 through 1000 sccm, 100 through 500 sccm, and 1000 sccm, respectively.

References Cited (Backward Citations)

JPS59161876A Cited
US4601094A Cited
JPS61166080A Cited
US4712291A Cited
US4735913A Cited
US4732871A Cited
US4859618A Cited
JPS63204772A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1993-05-28 1993-11-27 1994-05-29 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1997-05-28 1997-11-27 1998-05-29 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2001-05-28 2001-11-27 2002-05-29 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag