Patent US1154069A successfully refreshed from Google Patents.
US4859618A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of producing the gate electrode of a field effect transistor
Assignee: Sumitomo Electric Industries Ltd
•
Filing: 1987-11-19
•
Granted: 1989-08-22
•
Expires: 2007-11-19
Abstract
Abstract A method of forming a self-aligned gate electrode of a field effect transistor, in which a resist pattern is formed on a substrate by lithography, an ion-implanted layer in the substrate at the side of the resist is formed by ion implantation, an insulating film is formed on the substrate by electron cyclotron resonance plasma chemical vapor deposition, the resist pattern and a part of the insulating film on the resist pattern removed by lift-off to thereby form an insulating pattern with an opening, the substrate annealed to activate said ion-implanted layer and a gate electrode formed in the opening by a spacer lift-off method.
Inventors
- 👤 Shinichi Shikata
- 👤 Hideki Hayashi
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 09:44
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/01; H10D30/061; H10D30/0612; H10D30/0614; H10D64/00; H10D64/01; H10D64/012; H10D64/0124; H10D64/0125; H10P; H10P76/00; H10P76/20; H10P76/202
Claims Analysis
Total Claims: 18
Claim 1
Independent Claim
129 words
A method of forming a self-aligned gate electrode of a field effect transistor, consisting essentially of the steps of: forming a resist pattern on a first portion of a semiconductor substrate by a lithography process; forming an ion-implanted layer in a second portion of said substrate not covered with said resist pattern, by ion implantation into said substrate; forming an insulating film on said substrate and said resist pattern by electron cyclotron resonance plasma chemical vapor deposition; removing said resist pattern and a part of said insulating film on said resist pattern by lifting off to thereby leave an insulating pattern with an opening at said second portion; annealing said substrate to activate said ion-implanted layer; and forming a gate electrode on said opening by a spacer lift-off process.
Claim 2
Independent Claim
129 words
A method of forming a self-aligned gate electrode of a field effect transistor, consisting essentially of the steps of: forming a resist pattern on a first portion of a semiconductor substrate by a lithography process; forming an ion-implanted layer in a second portion of said substrate not covered with said resist pattern, by ion implantation into said substrate; forming an insulating film on said substrate and said resist pattern by electron cyclotron resonance plasma chemical vapor deposition; removing said resist pattern and a part of said insulating film on said resist pattern by lifting off to thereby leave an insulating pattern with an opening at said second portion; annealing said substrate to activate said ion-implanted layer; and forming a gate electrode on said opening by a spacer lift-off process.
Claim 3
Dependent Claim
38 words
A method of forming a self-aligned gate electrode according to claim 1, in which said insulating film is selected from the group consisting of a slicon nitride film, a silicon oxide film and a silicon nitride oxide film.
Claim 4
Dependent Claim
25 words
A method of forming a self-aligned gate electrode according to claim 1, in which said semiconductor substrate is made of a group III-V compound semiconductor.
Claim 5
Dependent Claim
21 words
A method of forming a self-aligned gate electrode according to claim 3, in which said Group III-V compound semiconductor is GaAs.
Claim 6
Dependent Claim
47 words
A method of forming a self-aligned gate electrode according to claim 1, further comprising the steps of forming an annealing protective film on the whole surface of said substrate before said annealing step, and removing said protective film by using an organic solvent after said annealing step.
Claim 7
Dependent Claim
38 words
A method of forming a self-aligned gate electrode according to claim 5, in which said insulating film is selected from the group consisting of a silicon nitride film, a silicon oxide film and a silicon nitride oxide film.
Claim 8
Dependent Claim
28 words
A method of forming a self-aligned gate electrode according to claim 5, in which said annealing protective film is formed by electron cyclotron resonance plasma chemical vapor deposition.
Claim 9
Dependent Claim
25 words
A method of forming a self-aligned gate electrode according to claim 5, in which said semiconductor substrate is made of a Group III-V compound semiconductor.
Claim 10
Dependent Claim
21 words
A method of forming a self-aligned gate electrode according to claim 8, in which said Group III-V compound semiconductor is GaAs.
Claim 11
Independent Claim
188 words
A method of producing a self-aligned gate electrode of a field effect transistor, comprising the steps of: forming a resist pattern on a semiconductor substrate at a first location, corresponding to a gate region; forming a first insulating film on said substrate and on said resist pattern by electron cyclotron resonance plasma chemical vapor deposition; forming a second insulating film on said first insulating film, and on exposed edges of said resist pattern; removing said second insulating film except for said part of said second insulating film on said exposed edges of said resist patter; forming a source region and a drain region for said field effect transistor by ion implantation into said substrate with said resist pattern and said first and second insulating films in place; then removing said part of said second insulating film; then applying a moderate dosage and energy level ion implantation to said substrate; removing said resist pattern and said insulating film on said resist pattern by lifting-off to thereby form a pattern on said first insulating film having an opening; and forming a self-aligned gate electrode on said opening by spacer lift-off.
Claim 12
Independent Claim
188 words
A method of producing a self-aligned gate electrode of a field effect transistor, comprising the steps of: forming a resist pattern on a semiconductor substrate at a first location, corresponding to a gate region; forming a first insulating film on said substrate and on said resist pattern by electron cyclotron resonance plasma chemical vapor deposition; forming a second insulating film on said first insulating film, and on exposed edges of said resist pattern; removing said second insulating film except for said part of said second insulating film on said exposed edges of said resist patter; forming a source region and a drain region for said field effect transistor by ion implantation into said substrate with said resist pattern and said first and second insulating films in place; then removing said part of said second insulating film; then applying a moderate dosage and energy level ion implantation to said substrate; removing said resist pattern and said insulating film on said resist pattern by lifting-off to thereby form a pattern on said first insulating film having an opening; and forming a self-aligned gate electrode on said opening by spacer lift-off.
Claim 13
Dependent Claim
22 words
A method of producing a self-aligned gate electrode according to claim 10, in which said second insulating filmis removed by reactive-ion etching.
Claim 14
Dependent Claim
43 words
A method of producing a self-aligned gate electrode according to claim 10, further comprising the step of annealing said substrate after the formation of said pattern of said first insulating film to activate the ion-implanted layer, in which said gate electrode is refractory.
Claim 15
Dependent Claim
23 words
A method of producing a self-aligned gate electrode according to claim 10, in which said first insulating film is a silicon nitride film.
Claim 16
Dependent Claim
39 words
A method of producing a self-aligned gate electrode according to claim 10, in which said second insulating film is selected from the group consisting of a silicon nitride film, a silicon oxide film and a silicon nitride oxide film.
Claim 17
Dependent Claim
25 words
A method of producing a self-aligned gate electrode according to claim 10, in which said semiconductor substrate is made of a Group III-V compound semiconductor.
Claim 18
Dependent Claim
21 words
A method of producing a self-aligned gate electrode according to claim 15, in which said Group III-V compound semiconductor is GaAs.
References Cited (Backward Citations)
JPS59110171A
Cited
US4569119A
Cited
US4636822A
Cited
US4599790A
Cited
US4711858A
Cited
US4745082A
Cited
US4731339A
Cited
JPH06273673A
Cited
JPH06276566A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1992-08-21 | 1993-02-20 | 1993-08-22 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1996-08-21 | 1997-02-20 | 1997-08-22 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2000-08-21 | 2001-02-20 | 2001-08-22 | $7700.00 | Window Closed / Lapsed |