← Back to Patent Explorer
US4928289A Expired / Lapsed US ⏱️ 0.0 years remaining

Apparatus and method for binary data transmission

Assignee: Systran Corp
•
Filing: 1988-12-19
•
Granted: 1990-05-22
•
Expires: 2008-12-19
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Apparatus and method for encoding data in an AC coupled bi-polar data transmission system. A stream of binary data is encoded to produce first and second binary code signals for transmission on a pair of transmission lines. Except as provided by the encoding technique, both binary code signals undergo a change of state for each data bit time. The signal on one line undergoes a transition for each bit time except when the data signal is changing from zero to one. The other transmission line undergoes a change of state for each bit time except when the data signal changes from one to zero. Decoding of the transmitted signals is achieved by applying both signals to an exclusive OR gate.

Inventors

  • 👤 Drake D. Dingeman

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-04 06:53
CPC Classifications
H; H03; H03M; H03M5/00; H03M5/02; H03M5/04; H03M5/06; H03M5/12; H04; H04L; H04L25/00; H04L25/38; H04L25/40; H04L25/49; H04L25/4904; H04L25/4906; H04L25/4908

Claims Analysis

Total Claims: 18
Claim 1
Independent Claim 129 words
Encoding apparatus for encoding a data signal comprising a stream of bits each of which is characterized by a first or a second binary state, said apparatus comprising: means for accepting said data signal, first encoding means responsive to the accepted data signal for generating a first binary code signal which undergoes a change of state for each consecutive bit in said data signal except those bits which have said second state and immediately follow a bit having said first state, and second encoding means responsive to the accepted data signal for generating a second binary code signal which undergoes a change of state for each consecutive bit in said data signal except those bits which have said first state and immediately follow a bit having said second state.
Claim 2
Dependent Claim 129 words
Encoding apparatus for encoding a data signal comprising a stream of bits each of which is characterized by a first or a second binary state, said apparatus comprising: means for accepting said data signal, first encoding means responsive to the accepted data signal for generating a first binary code signal which undergoes a change of state for each consecutive bit in said data signal except those bits which have said second state and immediately follow a bit having said first state, and second encoding means responsive to the accepted data signal for generating a second binary code signal which undergoes a change of state for each consecutive bit in said data signal except those bits which have said first state and immediately follow a bit having said second state.
Claim 3
Dependent Claim 44 words
Apparatus according to claim 1 further comprising synchronizing means for causing said first and second encoding means to operate at a first frequency while encoding said data signal and at second frequency, different from said first frequency, when said data signal is not present.
Claim 4
Dependent Claim 35 words
Apparatus according to claim 2 wherein said first and second encoding means comprise means for causing said first and second binary code signals to change state in unison when said data signal is not present.
Claim 5
Dependent Claim 55 words
Apparatus according to claim 3 further comprising a commonly shared Exclusive OR gate, means for applying said first and second binary code signals to the input side of said Exclusive OR gate and feedback means for connecting the output of said exclusive OR gate to the input sides of said first and second encoding means.
Claim 6
Dependent Claim 23 words
Apparatus according to claim 3 wherein said synchronizing means comprises means for causing said second frequency to be half of said first frequency.
Claim 7
Dependent Claim 111 words
Apparatus according to claim 1 wherein said first encoding means comprises means for generating said first binary code signal by processing said data signal in accordance with the Boolean equation: T.sub.1 =T.sub.0p +T.sub.1p +N+T.sub.1p +T.sub.1p +T.sub.0p +N and said second encoding means comprises means for generating said second binary code signal by processing said data signal in accordance with the Boolean equation: T.sub.0 =T.sub.1p +T.sub.0p +T.sub.0p +N+T.sub.1p +T.sub.0p +N where: N is the data signal T 0p is the immediately preceding value of T 0 T 1p is the immediately preceding value of T 1 T 0 is the second binary code signal T 1 is the first binary code signal
Claim 8
Dependent Claim 169 words
A data transmission system comprising: accepting means for accepting a data signal comprising a series of bits each of which is characterized by a first or a second binary state, first encoding means responsive to the accepted data signal for generating a first binary code signal which undergoes a change of state for each consecutive bit in said data signal except those bits which have said second state and which immediately follow a bit having said first state, and second encoding means responsive to the accepted data signal for generating a second binary code signal which undergoes a change of state for each consecutive bit in said data signal except those bits which have said first state and which immediately follow a bit having said second state, transmitting means for separately transmitting said first and second binary code signals, receiving means for receiving said first and second binary code signals and creating a binary output signal which is the Exclusive OR of said first and second binary code signals.
Claim 9
Dependent Claim 169 words
A data transmission system comprising: accepting means for accepting a data signal comprising a series of bits each of which is characterized by a first or a second binary state, first encoding means responsive to the accepted data signal for generating a first binary code signal which undergoes a change of state for each consecutive bit in said data signal except those bits which have said second state and which immediately follow a bit having said first state, and second encoding means responsive to the accepted data signal for generating a second binary code signal which undergoes a change of state for each consecutive bit in said data signal except those bits which have said first state and which immediately follow a bit having said second state, transmitting means for separately transmitting said first and second binary code signals, receiving means for receiving said first and second binary code signals and creating a binary output signal which is the Exclusive OR of said first and second binary code signals.
Claim 10
Dependent Claim 44 words
Apparatus according to claim 7 further comprising synchronizing means for causing said first and second encoding means to operate at a first frequency while encoding said data signal and at second frequency, different from said first frequency, during periodic intervals in said data signal.
Claim 11
Dependent Claim 32 words
Apparatus according to claim 8 wherein said first and second encoding means comprise means for causing said first and second binary code signals to change state in unison during said periodic intervals.
Claim 12
Dependent Claim 32 words
Apparatus according to claim 9 wherein said receiving means comprises clock pulse regenerating means for producing a regenerated clock pulse whenever either of said first or second binary code signals changes state.
Claim 13
Dependent Claim 47 words
Apparatus according to claim 10 wherein said receiving means comprises means for generating a BUSY signal having one binary state whenever said regenerated clock pulses are occurring at said first frequency and a different binary state whenever aid regenerated clock pulses are occurring at said second frequency.
Claim 14
Dependent Claim 128 words
Method of transmitting binary data comprising the steps of: assembling said binary data into a string of ones and zeros generating a first binary code string having a bit corresponding to each bit in said data string, the successive bits in said first binary code string changing state between zero and one except when a corresponding consecutive bit pair in said data string changes state from zero to one, generating a second binary code string having a bit corresponding to each bit in said data string, the successive bits in said second binary code string changing state between zero and one except when a corresponding consecutive bit pair in said data string changes state from one to zero and, separately transmitting said first and second binary code strings.
Claim 15
Dependent Claim 128 words
Method of transmitting binary data comprising the steps of: assembling said binary data into a string of ones and zeros generating a first binary code string having a bit corresponding to each bit in said data string, the successive bits in said first binary code string changing state between zero and one except when a corresponding consecutive bit pair in said data string changes state from zero to one, generating a second binary code string having a bit corresponding to each bit in said data string, the successive bits in said second binary code string changing state between zero and one except when a corresponding consecutive bit pair in said data string changes state from one to zero and, separately transmitting said first and second binary code strings.
Claim 16
Dependent Claim 41 words
Method according to claim 12 further comprising the step of generating an electrical clock signal, said data strings and said code strings each being generated as electrical signals clocked by said clock signal and having a NON Return to Zero format.
Claim 17
Dependent Claim 51 words
Method according to claim 13 further comprising the steps of generating a pair of synchronizing signals having pulses which occur in unison at a frequency different from the frequency of said clock signal, and periodically interposing said synchronizing signals into the electrical signals corresponding to said first and second code strings.
Claim 18
Dependent Claim 20 words
Method according to claim 14 wherein the frequency of said synchronizing signals is one-half the frequency of said clock signal.

References Cited (Backward Citations)

US3696401A Cited
US3953673A Cited
US3967062A Cited
US4441193A Cited
US4507621A Cited
US4703494A Cited
US4627073A Cited
US4651328A Cited
US4620310A Cited
US4635277A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1993-05-21 1993-11-20 1994-05-22 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1997-05-21 1997-11-20 1998-05-22 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2001-05-21 2001-11-20 2002-05-22 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag