Patent US4923563A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4923563A Expired / Lapsed US ⏱️ 0.0 years remaining

Semiconductor field oxide formation process using a sealing sidewall of consumable nitride

Assignee: Taiwan Semiconductor Manufacturing Co TSMC Ltd
•
Filing: 1989-05-22
•
Granted: 1990-05-08
•
Expires: 2009-05-22
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An integrataed circuit fabrication process for creating field oxide regions having substantially no bird's beak, a relatively planar concluding surface, substantially no stress induced dislocations at the edges of the active regions, and a substantial absence of notches or grooves at the edges of the active silicon, by a selective combination of material dimensions and process operations. In one form of practicing the invention, the process utilizes a relatively thick pad oxide below the masking nitride layer, and a second, very thin, sidewall masking nitride layer. The thin sidewall masking nitride layer does not utilize an underlying pad oxide layer. Upon oxidation, the thin sidewall nitride is concurrently lifted and converted to oxide, the materials and dimension being selected to ensure that when the field oxide level approaches the level of the thick pad oxide layer stresses at the corners of the active silicon region are relieved through various oxide paths and accentuated oxidation effects.

Inventors

  • 👤 Steven S. Lee

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-30 21:02
CPC Classifications
H; H10; H10W; H10W10/00; H10W10/10; H10W10/13; H10P; H10P14/00; H10P14/60; H10P14/61; H10W10/01; H10W10/011; H10W10/012; H10W10/0121

Claims Analysis

Total Claims: 9
Claim 1
Independent Claim 245 words
A process for forming field oxide regions between active regions in a semiconductor substrate, comprising the steps of: forming over the substrate active regions a pad oxide layer; forming over the pad oxide layer a first silicon nitride layer to a thickness in the range of 100 nm or greater; anisotropically etching in the presence of a photoresist mask through the first nitride layer, the pad oxide layer, and into the substrate to define field oxide regions with substantially vertical sidewalls; forming a conformal second silicon nitride layer, over the patterned structure of the substrate and layers including the substantially vertical sidewalls, to a nominal thickness of 10-13 nm; anisotropically etching the horizontally disposed surfaces of the second silicon nitride layer to expose selected horizontally disposed surfaces of the substrate, while retaining second silicon nitride on the substantially vertical sidewalls of a thickness so that it will be consumed and converted to silicon dioxide when the substrate is oxidized to lift said retained sidewall silicon nitride; oxidizing the exposed substrate and second silicon nitride in a proportion to effectuate concurrent oxidation and lifting and bending, beginning at the low edge of the retained sidewall silicon nitride; continuing the oxidation of the substrate and the lifting of the sidewall silicon nitride until the upper surface of the oxidized substrate approximates the level of the pad oxide layer by the sidewall silicon nitride being consumed and converted in to silicon dioxide; and removing the remaining silicon nitride.
Claim 2
Dependent Claim 245 words
A process for forming field oxide regions between active regions in a semiconductor substrate, comprising the steps of: forming over the substrate active regions a pad oxide layer; forming over the pad oxide layer a first silicon nitride layer to a thickness in the range of 100 nm or greater; anisotropically etching in the presence of a photoresist mask through the first nitride layer, the pad oxide layer, and into the substrate to define field oxide regions with substantially vertical sidewalls; forming a conformal second silicon nitride layer, over the patterned structure of the substrate and layers including the substantially vertical sidewalls, to a nominal thickness of 10-13 nm; anisotropically etching the horizontally disposed surfaces of the second silicon nitride layer to expose selected horizontally disposed surfaces of the substrate, while retaining second silicon nitride on the substantially vertical sidewalls of a thickness so that it will be consumed and converted to silicon dioxide when the substrate is oxidized to lift said retained sidewall silicon nitride; oxidizing the exposed substrate and second silicon nitride in a proportion to effectuate concurrent oxidation and lifting and bending, beginning at the low edge of the retained sidewall silicon nitride; continuing the oxidation of the substrate and the lifting of the sidewall silicon nitride until the upper surface of the oxidized substrate approximates the level of the pad oxide layer by the sidewall silicon nitride being consumed and converted in to silicon dioxide; and removing the remaining silicon nitride.
Claim 3
Dependent Claim 34 words
The process recited in claim 1, wherein the anisotropic etch to define the field oxide regions extends into the semiconductor substrate to a depth numerically greater than the thickness dimension of the pad oxide.
Claim 4
Dependent Claim 13 words
The process recited in claim 2, wherein the depth is approximately 120 nm.
Claim 5
Dependent Claim 34 words
The process recited in claim 2, wherein the thickness of the silicon nitride retained on the substantially vertical sidewalls following the anisotropic etch of the horizontal surfaces is nominally in the range 9-12 nm.
Claim 6
Dependent Claim 11 words
The process recited in claim 3, wherein the substrate is silicon.
Claim 7
Dependent Claim 11 words
The process recited in claim 4, wherein the substrate is silicon.
Claim 8
Dependent Claim 18 words
The process recited in claim 1, wherein said pad oxide layer has a thickness greater than 10-20 nm.
Claim 9
Dependent Claim 22 words
The process recited in claim 7, wherein said pad oxide layer has a thickness in the range of 50 nm or greater.

References Cited (Backward Citations)

US3958040A Cited
US4088516A Cited
US4272308A Cited
US4333965A Cited
US4563227A Cited
US4398992A Cited
US4604162A Cited
US4564394A Cited
US4622096A Cited
US4631219A Cited
US4755477A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1993-05-07 1993-11-06 1994-05-08 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1997-05-07 1997-11-06 1998-05-08 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2001-05-07 2001-11-06 2002-05-08 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag