US4910575A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor integrated circuit and its manufacturing method
Assignee: Panasonic Holdings Corp
•
Filing: 1989-08-21
•
Granted: 1990-03-20
•
Expires: 2009-08-21
Abstract
Abstract A semiconductor integrated circuit device includes first and second grooves extending in a silicon semiconductor substrate, a shallow groove extending between the first and second grooves and contiguous with the first and second grooves, and insulating material occupying the first and second deep grooves and said shallow groove. Accordingly, by forming grooves having two different depths, the deep groove can be filled without increasing the thickness of the insulating layer, and moreoever, an insulating isolation region having a flat upper surface can be obtained.
Inventors
- 👤 Tadao Komeda
- 👤 Kazuya Kikuchi
- 👤 Hiroyuki Sakai
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-03 01:14
CPC Classifications
H; H10; H10W; H10W10/00; H10W10/01; H10W10/011; H10W10/014; H10W10/0145; H10W10/10; H10W10/17
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
153 words
In a semiconductor integrated circuit device including a semiconductor substrate, the improvement comprising: the semiconductor substrate having a first groove extending therein, a second groove extending therein adjacent said first groove, and a shallow groove extending between and open to said first and said second grooves, each of said first and said second grooves extending in said semiconductor substrate to a depth that is greater than the depth to which said shallow groove extends in said semiconductor substrate, and said first and said second grooves and said shallow groove collectively defining an isolation groove; an integral mass of insulative material disposed in said first and said second grooves and in said shallow groove defining said isolation groove; and a channel stopper region defined in said substrate beneath said insulative material at respective portions of the substrate that define the bottom of said first and second grooves and the bottom of said shallow groove.
Claim 2
Dependent Claim
153 words
In a semiconductor integrated circuit device including a semiconductor substrate, the improvement comprising: the semiconductor substrate having a first groove extending therein, a second groove extending therein adjacent said first groove, and a shallow groove extending between and open to said first and said second grooves, each of said first and said second grooves extending in said semiconductor substrate to a depth that is greater than the depth to which said shallow groove extends in said semiconductor substrate, and said first and said second grooves and said shallow groove collectively defining an isolation groove; an integral mass of insulative material disposed in said first and said second grooves and in said shallow groove defining said isolation groove; and a channel stopper region defined in said substrate beneath said insulative material at respective portions of the substrate that define the bottom of said first and second grooves and the bottom of said shallow groove.
Claim 3
Dependent Claim
84 words
An improvement in a semiconductor integrated circuit device as claimed in claim 1, wherein said semiconductor substrate includes a silicon base, an n+ type region defined in an upper portion of said base, and an epitaxial layer disposed over the upper portion of said silicon base, the bottom of said first and said second grooves each located within said base, and the bottom of said shallow groove located in a plane extending along the junction between said n+ type region and said epitaxial layer.
Claim 4
Dependent Claim
60 words
An improvement in a semiconductor integrated circuit device as claimed in claim 2, wherein said epitaxial layer defines base, collector and emitter regions of a transistor, the base and collector regions disposed on opposite sides of said mass of insulative material from one another, and further comprising respective electrodes electrically connected to said base, said collector and said emitter regions.
Claim 5
Dependent Claim
116 words
An improvement in a semiconductor integrated circuit device as claimed in claim 1, wherein said semiconductor substrate includes a silicon base, an n+ type region defined in an upper portion of said base, an epitaxial layer disposed over the upper portion of said silicon base, and an SiO 2 diffusion layer extending in said isolation groove beneath said mass of insulative material, said mass of insulative material and said epitaxial layer having respective upper surfaces disposed opposite said base, and the upper surface of said mass of insulative material laying in a plane that is spaced further from said n+ type region than is a plane in which the upper surface of said epitaxial layer lies.
Claim 6
Dependent Claim
66 words
An improvement in a semiconductor integrated circuit device as claimed in claim 4, wherein said epitaxial layer defines base, collector and emitter regions of a transistor, the base and collector regions disposed on opposite sides of said mass of insulative material from one another with said diffusion layer extending therebetween, and further comprising respective electrodes electrically connected to said base, said collector and said emitter regions.
References Cited (Backward Citations)
US3762966A
Cited
US3703420A
Cited
US4139442A
Cited
US4160991A
Cited
US4339767A
Cited
US4419150A
Cited
US4484211A
Cited
US4660068A
Cited
US4819054A
Cited
US4733287A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1993-03-19 | 1993-09-18 | 1994-03-20 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1997-03-19 | 1997-09-18 | 1998-03-20 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2001-03-19 | 2001-09-18 | 2002-03-20 | $7700.00 | Window Closed / Lapsed |