Patent US4908799A successfully refreshed from Google Patents.
US4908799A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Device to detect the functioning of the read system of an EPROM or EEPROM memory cell
Assignee: THOMSON COMPOSANTS MILITAIRES ET SPATIAUX -
•
Filing: 1989-02-27
•
Granted: 1990-03-13
•
Expires: 2009-02-27
Abstract
Abstract An electrically programmable read only memory including an inhibiting circuit for preventing operation of the memory if a reading voltage higher than a predetermined level above a standard reading voltage is applied as a reading voltage during a read operation. The inhibiting circuit includes a detection circuit for providing a detection signal in the event that a reading voltage higher than the standard reading voltage is applied to the memory, and a logic circuit connected to an output of the detection circuit and having an output supplied as an inhibiting signal, for example, to inhibit a clock signal within the integrated circuit, upon reception of the detection signal. In a preferred embodiment, the detection circuit includes an enhanced-type transistor connected in series with a depleted transistor serving as a load. The enhanced transistor has a channel ranging between 50 and 100 microns and a channel length ranging from 4 to 6 microns.
Inventors
- 👤 Yann Gaudronneau
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-31 17:50
CPC Classifications
G; G11; G11C; G11C16/00; G11C16/02; G11C16/06; G11C16/26; G11C5/00; G11C5/14; G11C5/143
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
157 words
An integrated circuit comprising: a memory circuit having electrically programmable read-only memory cells, each of said cells comprising a transistor having a first or second threshold voltage VT0 or VT1, depending upon whether the cell is programmed or not, said cells being readable upon application of a normal reading supply voltage Vcc between VT0 and VT1 during a read operation; inhibiting means for preventing operation of the memory cells if a voltage higher than a predetermined level is applied as a reading voltage during a read operation, said predetermined level being between Vcc and the higher of VT0 and VT1, wherein said inhibiting means comprises, detection means for providing a detection signal in case a voltage higher than said predetermined level is applied as a reading voltage, and logical means connected to an output of said detection means and having an output for supplying an inhibiting signal within the integrated circuit upon reception of the detection signal.
Claim 2
Dependent Claim
157 words
An integrated circuit comprising: a memory circuit having electrically programmable read-only memory cells, each of said cells comprising a transistor having a first or second threshold voltage VT0 or VT1, depending upon whether the cell is programmed or not, said cells being readable upon application of a normal reading supply voltage Vcc between VT0 and VT1 during a read operation; inhibiting means for preventing operation of the memory cells if a voltage higher than a predetermined level is applied as a reading voltage during a read operation, said predetermined level being between Vcc and the higher of VT0 and VT1, wherein said inhibiting means comprises, detection means for providing a detection signal in case a voltage higher than said predetermined level is applied as a reading voltage, and logical means connected to an output of said detection means and having an output for supplying an inhibiting signal within the integrated circuit upon reception of the detection signal.
Claim 3
Dependent Claim
76 words
An integrated circuit according to claim 1, wherein said detection means comprises: a series circuit including an enhanced-type transistor connected in series with a load, said series circuit receiving the reading voltage applied to the memory circuit, the gate of said transistor also receiving said reading voltage, said transistor having a threshold voltage equal to said predetermined level, and said predetermined level being higher than a standard reading voltage to be used for reading the memory.
Claim 4
Dependent Claim
50 words
An integrated circuit according to claim 1, wherein said logical means comprises: a logical gate receiving an output of the detection means and receiving a clock signal, said gate preventing further transmission of the clock signal within the integrated circuit upon reception of a detection signal from the detection means.
Claim 5
Dependent Claim
50 words
An integrated circuit according to claim 2, wherein said logical means comprises: a logical gate receiving an output of the detection means and receiving a clock signal, said gate preventing further transmission of the clock signal within the integrated circuit upon reception of a detection signal from the detection means.
Claim 6
Dependent Claim
28 words
An integrated circuit according to claim 2, wherein said load comprises: a depleted transistor having a gate electrode and a source, said gate electrode connected to said source.
Claim 7
Dependent Claim
22 words
An integrated circuit according to claim 5, wherein said enhanced transistor has a channel width several times greater than its channel length.
Claim 8
Dependent Claim
27 words
An integrated circuit according to claim 6, wherein said channel width ranges between 50 and 100 microns, and said channel length ranges from 4 to 6 microns.
References Cited (Backward Citations)
DE1237928B
Cited
US3539839A
Cited
JPS51126732A
Cited
US4399519A
Cited
JPS56156992A
Cited
EP0045215A2
Cited
US4399521A
Cited
JPS57123594A
Cited
GB2107544A
Cited
JPS5870486A
Cited
JPS5894195A
Cited
US4669063A
Cited
EP0139196A2
Cited
EP0144710A2
Cited
US4694427A
Cited
US4649520A
Cited
US4612632A
Cited
US4747079A
Cited
US4791612A
Cited
JPS62275396A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1993-03-12 | 1993-09-11 | 1994-03-13 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1997-03-12 | 1997-09-11 | 1998-03-13 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2001-03-12 | 2001-09-11 | 2002-03-13 | $7700.00 | Window Closed / Lapsed |