Patent US4893317A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4893317A Expired / Lapsed US ⏱️ 0.0 years remaining

Digital signals and frequency correction in a digital wireless system

Assignee: InterDigital Technology Corp
•
Filing: 1988-10-12
•
Granted: 1990-01-09
•
Expires: 2008-10-12
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A digital wireless subscriber telephone unit for wireless connection with a base station. The subscriber unit has a baseband processor which is coupled to storage device for the baseband functions. The baseband processor is direct access coupled to a modem processor whereby the two processors may communicate with each other. The modem processor generally acts as the master in the system, although lock-out circuit may be used in certain circumstances. The signal from the modem processor is converted to an analog signal, which is subjected to deglitching, and the deglitched signal is then upconverted and filtered to form an IF signal which is thereafter amplified. The amplified IF signal is combined with a signal generated by a synthesizer to provide an RF signal. On the basis of certain signals received from the base station, the baseband processor produces initiating signals which determine whether the subscriber unit will be in the transmit mode or the receive mode. In intervals between actuation of the system, a training mode is used wherein a known signal from the modem processor is compared with a looped-back signal to produce correction constants to compensate for undesirable variations in the IF, these constants being stored for use in correcting actual received signals. During demodulation, the modulated digital signals are fed to the modem processor in the form of time multiplexed I and Q samples and are demultiplexed. The demultiplexed I and Q samples are fed to an equalizer and frequency correction circuit for minimization of errors and for production of a frequency correction signal which is used to correct any errors in the timing of the system and in the output of the synthesizer. 2

Inventors

  • 👤 David N. Critchlow
  • 👤 Graham M. Avis
  • 👤 Sandra J. Earlam
  • 👤 Karle J. Johnson
  • 👤 Bruce A. Smetana
  • 👤 Gregory L. Westling
  • 👤 Eric Paneth
  • 👤 Moshe Yehushua

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-03 01:50
CPC Classifications
H; H04; H04M; H04M1/00; H04M1/72; H04M1/725; H04M1/72502; H04M11/00; H04M11/06; H03; H03D; H03D3/00; H03D3/006; H03D7/00; H03D7/16; H03D7/165; H03H; H03H17/00; H03H17/02; H03H17/06; H03H17/0621; H03H17/0635; H03H17/065; H03H17/0657; H03L; H03L7/00; H03L7/06; H03L7/08; H03L7/085; H03L7/095; H04B; H04B1/00; H04B1/38; H04B1/40; H04B1/50; H04L; H04L27/00; H04L27/10; H04L27/14; H04L27/144; H04L27/152; H04L27/1525; H04L27/18; H04L27/22; H04L27/233; H04L27/2338; H03D2200/00; H03D2200/0041; H03D2200/005; H03D2200/0052; H03D2200/0054; H03D2200/0058; H03D2200/006; H03D2200/0062; H03D2200/0082; H03D3/007; H03D7/161

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 89 words
A symbol time tracking and Automatic Frequency Control (AFC) system comprising an input for a detected phase signal; means for subtracting a phase correction value from the detected phase signal to provide a corrected phase signal; means for quantizing the phase of the corrected phase signal to a predetermined increment; means for subtracting the quantized phase signal from the corrected phase signal to provide a phase error signal; and means for obtaining said phase error signal and computing both said phase correction value and a frequency correction signal therefrom.
Claim 2
Dependent Claim 89 words
A symbol time tracking and Automatic Frequency Control (AFC) system comprising an input for a detected phase signal; means for subtracting a phase correction value from the detected phase signal to provide a corrected phase signal; means for quantizing the phase of the corrected phase signal to a predetermined increment; means for subtracting the quantized phase signal from the corrected phase signal to provide a phase error signal; and means for obtaining said phase error signal and computing both said phase correction value and a frequency correction signal therefrom.

References Cited (Backward Citations)

US4545061A Cited
US3497627A Cited
US3864524A Cited
US4021616A Cited
US4229822A Cited
US4363002A Cited
US4590602A Cited
US4568888A Cited
US4680780A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1993-01-08 1993-07-10 1994-01-09 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1997-01-08 1997-07-10 1998-01-09 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2001-01-08 2001-07-10 2002-01-09 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag