US4363002A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Clock recovery apparatus for phase shift keyed encoded data
Assignee: US COMMUNICATIONS Corp A CORP OF WA
•
Filing: 1980-11-13
•
Granted: 1982-12-07
•
Expires: 2000-11-13
Abstract
Abstract A pseudo clock generator produces pulses synchronous with, and having a period equal to one-half of the clock signal within a phase shift keyed encoded data stream. A phase lock circuit, having a stable period equal to that of the data clock signal tends to lock to the pseudo clock signal. Logic detects the condition of the phase lock signal being in phase lock with said data clock signal and in response thereto, masking circuitry prevents the pseudo clock generator from responding to input data transitions which occur outside of a predetermined masking window.
Inventors
- 👤 Robert M. Fuller
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-24 01:32
CPC Classifications
H; H04; H04L; H04L25/00; H04L25/38; H04L25/40; H04L25/49; H04L25/4904
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
207 words
Apparatus for recovering the clock signal, of predetermined period T, within a predetermined phase shift keyed encoded input data signal comprising: pseudo clock signal means for producing a pseudo clock signal having a period T and having a transition corresponding to said input data signal; phase lock means including: oscillator means for producing a phase variable signal having said predetermined period T; and phase comparator means for comparing the phase of said oscillator means produced signal with the phase of said pseudo clock signal and causing the phase of said oscillator means produced signal to tend to lock with said pseudo clock signal; logic means for producing a lock signal responsive to said oscillator means produced signal being in phase lock with the clock signal of said encoded input data signal; and masking means being responsive to a produced lock signal for producing a masking signal having a predetermined time duration t, where t≦T/2, with t/2 of said masking signal being on either side of the transitions of said pseudo clock signal, and masking circuitry for preventing said pseudo clock signal from responding to input data signal transitions which occur outside of said masking signal duration, whereby said oscillator means produced signal comprises said recovered clock signal.
Claim 2
Dependent Claim
207 words
Apparatus for recovering the clock signal, of predetermined period T, within a predetermined phase shift keyed encoded input data signal comprising: pseudo clock signal means for producing a pseudo clock signal having a period T and having a transition corresponding to said input data signal; phase lock means including: oscillator means for producing a phase variable signal having said predetermined period T; and phase comparator means for comparing the phase of said oscillator means produced signal with the phase of said pseudo clock signal and causing the phase of said oscillator means produced signal to tend to lock with said pseudo clock signal; logic means for producing a lock signal responsive to said oscillator means produced signal being in phase lock with the clock signal of said encoded input data signal; and masking means being responsive to a produced lock signal for producing a masking signal having a predetermined time duration t, where t≦T/2, with t/2 of said masking signal being on either side of the transitions of said pseudo clock signal, and masking circuitry for preventing said pseudo clock signal from responding to input data signal transitions which occur outside of said masking signal duration, whereby said oscillator means produced signal comprises said recovered clock signal.
Claim 3
Dependent Claim
90 words
The apparatus of claim 1 wherein said pseudo clock signal means comprises: timing pulse means for producing, synchronous to the occurrence of an input data transition, a timing pulse having a period T/2; inhibit pulse means for producing, synchronous to the occurrence of an input data transition, an inhibit pulse having a predetermined period T I , where T/2<T I <T; and inhibit means for inhibiting the production of a timing pulse during said period T I of said inhibit pulse, whereby said timing pulses comprise said pseudo clock signal.
Claim 4
Dependent Claim
20 words
The apparatus of claim 2 wherein said inhibit pulse means produces said inhibit pulse with a period T I =3T/4.
Claim 5
Independent Claim
21 words
The apparatus of any of claims 1, 2 or 3 wherein said phase shift keyed input data signal is Manchester encoded.
Claim 6
Independent Claim
21 words
The apparatus of any of claims 1, 2 or 3 wherein said masking means produced masking signal has a period t=T/4.
Claim 7
Dependent Claim
16 words
The apparatus of claim 5 wherein said phase shift keyed input data signal is Manchester encoded.
Claim 8
Dependent Claim
26 words
The apparatus of claim 1 wherein said masking means includes means responding to the cessation of a lock signal to cease further input data transition masking.
Claim 9
Dependent Claim
104 words
Apparatus for producing a pseudo clock signal recreating the clock signal, of predetermined period T, within a predetermined phase shift keyed encoded input data signal comprising: timing pulse means for producing, synchronous to the occurrence of an input data transition, a timing pulse having a period T/2; inhibit pulse means for producing, synchronous to the occurrence of an input data transition, an inhibit pulse having a predetermined period T I , where T/2<T I <T; and inhibit means for inhibiting the production of a timing pulse during said period T I of said inhibit pulse, whereby said timing pulses comprise said pseudo clock signal.
Claim 10
Dependent Claim
104 words
Apparatus for producing a pseudo clock signal recreating the clock signal, of predetermined period T, within a predetermined phase shift keyed encoded input data signal comprising: timing pulse means for producing, synchronous to the occurrence of an input data transition, a timing pulse having a period T/2; inhibit pulse means for producing, synchronous to the occurrence of an input data transition, an inhibit pulse having a predetermined period T I , where T/2<T I <T; and inhibit means for inhibiting the production of a timing pulse during said period T I of said inhibit pulse, whereby said timing pulses comprise said pseudo clock signal.
Claim 11
Dependent Claim
20 words
The apparatus of claim 8 wherein said inhibit pulse means produces said inhibit pulse having a period T I =3T/4.
Claim 12
Independent Claim
20 words
The apparatus of either of claims 8 or 9 wherein said phase shift keyed input data signal is Manchester encoded.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1985-12-06 | 1986-06-07 | 1986-12-07 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1989-12-06 | 1990-06-07 | 1990-12-07 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1993-12-06 | 1994-06-07 | 1994-12-07 | $7700.00 | Window Closed / Lapsed |