§
Luxuse
Patent Intelligence
Sign In
← Back to Patent Explorer
US4890254A Expired / Lapsed US ⏱️ 0.0 years remaining

Clock disabling circuit

Assignee: ARISTACOM INTERNATIONAL Inc
•
Filing: 1989-07-21
•
Granted: 1989-12-26
•
Expires: 2009-07-21
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract In a communications system (10), data is transferred from a physical interface section (64) and two processors, a receive processor (66) and a transmit processor (68). The data is transferred from the physical interface (64) to the receive processor (66) through a receive fifo (112). Data is transferred from the transmit processor (68) to the physical interface (64) through a transmit fifo (110). To prevent the transmit processor (68) and the receive processor (66) from processing data faster than the physical interface (64), clock disabling circuits (1030 and 1032) are utilized wherein the system clock (1033) to the receive processor (66) will be disabled when both the receive fifo (112) is empty and the current instruction performs a read from the receive fifo (112). The system clock (1050) to the transmit processor (68) will be disabled when both the transmit fifo (110) is full and the current instruction executes a write to the transmit fifo.

Inventors

  • 👤 Bradford S. Cooley

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-28 13:11
CPC Classifications
G; G06; G06F; G06F15/00; G06F15/16; G06F15/163; G06F15/17; G06F1/00; G06F1/04; G06F1/10; H; H04; H04Q; H04Q11/00; H04Q11/04; H04Q11/0428

Claims Analysis

Total Claims: 30
Claim 1
Independent Claim 80 words
Apparatus to transfer data between a first processor and a second processor comprising: a system clock for generating clock pulses to the second data processor; a memory for storing data transmitted from the first data processor; means for generating a signal indicating that said memory is empty; and means for stopping said system clock in response to said signal from said means for generating indicating that said memory means is empty to prevent the second processor from accessing said memory.
Claim 2
Dependent Claim 80 words
Apparatus to transfer data between a first processor and a second processor comprising: a system clock for generating clock pulses to the second data processor; a memory for storing data transmitted from the first data processor; means for generating a signal indicating that said memory is empty; and means for stopping said system clock in response to said signal from said means for generating indicating that said memory means is empty to prevent the second processor from accessing said memory.
Claim 3
Dependent Claim 13 words
The apparatus of claim 1 wherein said memory comprises a first-in, first-out memory.
Claim 4
Dependent Claim 27 words
The apparatus of claim 1 wherein said means for stopping is operable to stop said system clock prior to the active edge of a next clock pulse.
Claim 5
Dependent Claim 96 words
Apparatus for transferring data from a first processor to a second processor comprising: a system clock for generating signals to said second processor; a first memory for storing data transmitted from said first processor; a second memory for storing program instructions for said second processor; means for detecting when said first memory is empty; means for detecting whether a next program instruction accesses data from said first memory; and means for stopping said system clock in response to detection of said first memory being empty if said next program instruction accesses data from said first memory.
Claim 6
Dependent Claim 96 words
Apparatus for transferring data from a first processor to a second processor comprising: a system clock for generating signals to said second processor; a first memory for storing data transmitted from said first processor; a second memory for storing program instructions for said second processor; means for detecting when said first memory is empty; means for detecting whether a next program instruction accesses data from said first memory; and means for stopping said system clock in response to detection of said first memory being empty if said next program instruction accesses data from said first memory.
Claim 7
Dependent Claim 14 words
The apparatus of claim 4 wherein said first memory is a first-in, first-out memory.
Claim 8
Dependent Claim 20 words
The apparatus of claim 4 wherein said means for detecting whether a program instruction involves accessing comprises a look-up ROM.
Claim 9
Dependent Claim 21 words
The apparatus of claim 4 wherein said means for detecting whether a program instruction involves accessing comprises a programmable logic array.
Claim 10
Dependent Claim 27 words
The apparatus of claim 4 wherein said means for stopping is operable to stop said system clock prior to the active edge of the next clock pulse.
Claim 11
Dependent Claim 69 words
Apparatus for transferring data from a first processor to a second processor comprising: a system clock for generating clock pulses to said first processor; a memory for storing data transmitted from the first processor; means for detecting when said memory is full; and means for stopping said system clock in response to detecting that said memory is full to prevent the first processor from transmitting data to said memory.
Claim 12
Dependent Claim 69 words
Apparatus for transferring data from a first processor to a second processor comprising: a system clock for generating clock pulses to said first processor; a memory for storing data transmitted from the first processor; means for detecting when said memory is full; and means for stopping said system clock in response to detecting that said memory is full to prevent the first processor from transmitting data to said memory.
Claim 13
Dependent Claim 13 words
The apparatus of claim 9 wherein said memory comprises a first-in, first-out memory.
Claim 14
Dependent Claim 27 words
The apparatus of claim 9 wherein said means for stopping is operable to stop said system clock prior to the active edge of a next clock pulse.
Claim 15
Dependent Claim 106 words
Apparatus for transferring data from a first processor to a second processor comprising: a system clock for generating clock pulses to the first processor; a first memory for storing data transmitted from the first processor; a second memory for storing program instructions for the first processor; means for detecting when said first memory is full; means for detecting whether a next program instruction instructs the first processor to transmit data to said first memory; and means for stopping said system clock in response to detection of a full first memory if said next program instruction causes the first processor to transmit data to said first memory.
Claim 16
Dependent Claim 106 words
Apparatus for transferring data from a first processor to a second processor comprising: a system clock for generating clock pulses to the first processor; a first memory for storing data transmitted from the first processor; a second memory for storing program instructions for the first processor; means for detecting when said first memory is full; means for detecting whether a next program instruction instructs the first processor to transmit data to said first memory; and means for stopping said system clock in response to detection of a full first memory if said next program instruction causes the first processor to transmit data to said first memory.
Claim 17
Dependent Claim 13 words
The apparatus of claim 12 wherein said memory comprises a first-in, first-out memory.
Claim 18
Dependent Claim 20 words
The apparatus of claim 12 wherein said means for detecting whether a program instruction involves accessing comprises a look-up ROM.
Claim 19
Dependent Claim 21 words
The apparatus of claim 12 wherein said means for detecting whether a program instruction involves accessing comprises a programmable logic array.
Claim 20
Dependent Claim 27 words
The apparatus of claim 12 wherein said means for stopping is operable to stop said clock means prior to the active edge of the next clock pulse.
Claim 21
Dependent Claim 220 words
Apparatus for transferring data between a first processor and a second processor comprising: a first system clock for generating clock pulses to the first processor; a second system clock for generating clock pulses to processing elements of the second processor; a first memory for storing program instructions for the first processor; a second memory for storing program instructions for the second processor; a third memory for storing data transmitted from the first processor; means for detecting when said third memory is full; means for detecting when said third memory is empty; means for detecting whether a program instruction instructs the first processor to transmit data to said third memory; means for detecting whether a program instruction instructs the second processor to access data from said third memory; means for stopping said first system clock in response to detection of a full third memory and detection of a program instruction which instructs the first processor to transmit data to said third memory to prevent the first processor from transmitting data to said third memory; and means for stopping said second system clock in response to detection of an empty third memory and detection of a program instruction which instructs the second processor to access data from said third memory to prevent the second processor from accessing data from said third memory.
Claim 22
Dependent Claim 220 words
Apparatus for transferring data between a first processor and a second processor comprising: a first system clock for generating clock pulses to the first processor; a second system clock for generating clock pulses to processing elements of the second processor; a first memory for storing program instructions for the first processor; a second memory for storing program instructions for the second processor; a third memory for storing data transmitted from the first processor; means for detecting when said third memory is full; means for detecting when said third memory is empty; means for detecting whether a program instruction instructs the first processor to transmit data to said third memory; means for detecting whether a program instruction instructs the second processor to access data from said third memory; means for stopping said first system clock in response to detection of a full third memory and detection of a program instruction which instructs the first processor to transmit data to said third memory to prevent the first processor from transmitting data to said third memory; and means for stopping said second system clock in response to detection of an empty third memory and detection of a program instruction which instructs the second processor to access data from said third memory to prevent the second processor from accessing data from said third memory.
Claim 23
Independent Claim 87 words
A method of transferring data from a first processor to a second processor comprising the steps of: generating clock pulses to the second processor; storing data transmitted from the first processor in a first memory; detecting when said first memory is empty; detecting an instruction which accesses said first memory prior to execution of said instruction; and stopping said clock pulses to said first processor in response to detecting an empty first memory and detecting an instruction which accesses said first memory prior to executing said instruction.
Claim 24
Independent Claim 87 words
A method of transferring data from a first processor to a second processor comprising the steps of: generating clock pulses to the second processor; storing data transmitted from the first processor in a first memory; detecting when said first memory is empty; detecting an instruction which accesses said first memory prior to execution of said instruction; and stopping said clock pulses to said first processor in response to detecting an empty first memory and detecting an instruction which accesses said first memory prior to executing said instruction.
Claim 25
Independent Claim 91 words
A method of transferring data from a first processor to a second processor comprising the steps of: generating clock pulses to the first processor; storing data transmitted from the first processor in a first memory; detecting when said first memory is full; detecting an instruction which stores data in said first memory prior to execution of said instruction; and stopping said clock pulses to said first processor in response to detecting an empty first memory and detecting an instruction which stores data in said first memory prior to executing said instruction.
Claim 26
Independent Claim 91 words
A method of transferring data from a first processor to a second processor comprising the steps of: generating clock pulses to the first processor; storing data transmitted from the first processor in a first memory; detecting when said first memory is full; detecting an instruction which stores data in said first memory prior to execution of said instruction; and stopping said clock pulses to said first processor in response to detecting an empty first memory and detecting an instruction which stores data in said first memory prior to executing said instruction.
Claim 27
Dependent Claim 113 words
Apparatus for processing data received from a data line comprising: first processing means for receiving the data from data line at a synchronous rate; second processing means for processing the data; a system clock for generating clock pulses to said second processing means; a first memory for temporarily storing data transferred from said first processor for processing in said second processor; means for detecting when said first memory is empty; a second memory for storing program instructions; means for detecting when a next program instruction accesses said first memory; and means for stopping said system clock when said first memory is empty if said next program instruction accesses said first memory is detected.
Claim 28
Dependent Claim 113 words
Apparatus for processing data received from a data line comprising: first processing means for receiving the data from data line at a synchronous rate; second processing means for processing the data; a system clock for generating clock pulses to said second processing means; a first memory for temporarily storing data transferred from said first processor for processing in said second processor; means for detecting when said first memory is empty; a second memory for storing program instructions; means for detecting when a next program instruction accesses said first memory; and means for stopping said system clock when said first memory is empty if said next program instruction accesses said first memory is detected.
Claim 29
Dependent Claim 124 words
Apparatus for transmitting data on a data line comprising: first processing means for processing data; a system clock for generating clock pulses to said first processing means; a first memory for storing program instructions for said first processor; a second processor for processing data received from said first processor, said second processor outputting data onto the digital carrier; a second memory for temporarily storing data from said first processor for processing in said second processor; means for detecting when said second memory is full; means for detecting when a next program instruction stores data in said second memory; and means for stopping said system clock when said second memory is full if said next program instruction stores data in said second memory is detected.
Claim 30
Dependent Claim 124 words
Apparatus for transmitting data on a data line comprising: first processing means for processing data; a system clock for generating clock pulses to said first processing means; a first memory for storing program instructions for said first processor; a second processor for processing data received from said first processor, said second processor outputting data onto the digital carrier; a second memory for temporarily storing data from said first processor for processing in said second processor; means for detecting when said second memory is full; means for detecting when a next program instruction stores data in said second memory; and means for stopping said system clock when said second memory is full if said next program instruction stores data in said second memory is detected.

References Cited (Backward Citations)

US3400372A Cited
US3573851A Cited
US3676846A Cited
US4065862A Cited
US4228499A Cited
US4149238A Cited
US4205373A Cited
US4388683A Cited
US4365296A Cited
US4261035A Cited
US4428042A Cited
US4442502A Cited
US4453211A Cited
US4419728A Cited
US4564900A Cited
US4486854A Cited
US4511969A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1992-12-25 1993-06-26 1993-12-26 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1996-12-25 1997-06-26 1997-12-26 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2000-12-25 2001-06-26 2001-12-26 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag