US4149238A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Computer interface
Assignee: Control Data Corp
•
Filing: 1977-08-30
•
Granted: 1979-04-10
•
Expires: 1997-08-30
Abstract
Abstract A computer interface for interconnecting a plurality of computer modules in a multiplex manner to emulate a computer configuration includes transmitters and receivers associated with each master and slave module, together with logic means whereby the master module is permitted to initiate computer operations with acknowledgement from the slave to insure proper data speeds. Conflicts are resolved between master modules.
Inventors
- 👤 James A. James
- 👤 Derald A. Pedersen
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-23 12:16
CPC Classifications
G; G06; G06F; G06F13/00; G06F13/14; G06F13/36; G06F13/362; G06F13/364; G06F13/38; G06F13/42; G06F13/4204; G06F13/4208; G06F13/4213
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
455 words
In a computer system having a plurality of computer modules, at least one of which is a master module and at least some others of which are slave modules, a communication interface comprising, in combination: first data channel means having a plurality of parallel data channels for carrying binary information; first transmitter means associated with said master module for transmitting binary information, selected from the group consisting of control words and data words, from said master module onto said first data channel means; a plurality of second transmitter means associated with respective ones of said slave modules for transmitting binary data information onto said first data channel means; first receiver means associated with said master module for receiving binary data information from said first data channel means; a plurality of second receiver means associated with respective ones of said slave modules for receiving binary information from first said data channel means; second, third and fourth data channel means; first logic means associated with said master module and connected to said second, third and fourth data channel means; a plurality of second logic means associated with respective ones of said slave modules and connected to said second, third and fourth data channel means; said first logic means providing a pulse signal onto said second data channel means when said first transmitter means transmits a control word onto said first data channel means; address compare means associated with each of said slave modules and connected to the respective second receiver means for comparing at least a portion of a control word received by said respective second receiver means with a predetermined address; said second logic means being responsive to a compare signal from said address compare means and said pulse signal on said second data channel means for providing a pulse signal onto said third data channel means; said first logic means being responsive to said pulse signal on said third data channel to selectively either operate said first transmitter means to provide a data word onto said first data channel means or operate said first receiver means to read binary data information from said first data channel means; said second logic means providing a pulse signal onto said fourth data channel means in response to either operation of the respective second receiver means in receiving a data word on said first data channel means or operation of the respective second transmitter means in transmitting binary data information; said first logic means being responsive to said pulse signal on said fourth data channel means for selectively either indicating that said data word was successfully received by the respective slave module or for enabling said master module to accept binary data information from said first data channel means.
Claim 2
Dependent Claim
455 words
In a computer system having a plurality of computer modules, at least one of which is a master module and at least some others of which are slave modules, a communication interface comprising, in combination: first data channel means having a plurality of parallel data channels for carrying binary information; first transmitter means associated with said master module for transmitting binary information, selected from the group consisting of control words and data words, from said master module onto said first data channel means; a plurality of second transmitter means associated with respective ones of said slave modules for transmitting binary data information onto said first data channel means; first receiver means associated with said master module for receiving binary data information from said first data channel means; a plurality of second receiver means associated with respective ones of said slave modules for receiving binary information from first said data channel means; second, third and fourth data channel means; first logic means associated with said master module and connected to said second, third and fourth data channel means; a plurality of second logic means associated with respective ones of said slave modules and connected to said second, third and fourth data channel means; said first logic means providing a pulse signal onto said second data channel means when said first transmitter means transmits a control word onto said first data channel means; address compare means associated with each of said slave modules and connected to the respective second receiver means for comparing at least a portion of a control word received by said respective second receiver means with a predetermined address; said second logic means being responsive to a compare signal from said address compare means and said pulse signal on said second data channel means for providing a pulse signal onto said third data channel means; said first logic means being responsive to said pulse signal on said third data channel to selectively either operate said first transmitter means to provide a data word onto said first data channel means or operate said first receiver means to read binary data information from said first data channel means; said second logic means providing a pulse signal onto said fourth data channel means in response to either operation of the respective second receiver means in receiving a data word on said first data channel means or operation of the respective second transmitter means in transmitting binary data information; said first logic means being responsive to said pulse signal on said fourth data channel means for selectively either indicating that said data word was successfully received by the respective slave module or for enabling said master module to accept binary data information from said first data channel means.
Claim 3
Dependent Claim
34 words
Apparatus according to claim 1 wherein said first logic means is further responsive to said pulse signal on said third data channel means for discontinuing said pulse signal on said second data channel means.
Claim 4
Dependent Claim
34 words
Apparatus according to claim 2 wherein said second logic means includes means for inhibiting response to a data word following a non-comparison between the address in the prior control word and the predetermined address.
Claim 5
Dependent Claim
94 words
Apparatus according to claim 3 wherein there are a plurality of master modules, said apparatus further including conflict resolution means responsive to a pulse signal on said second data channel means for inhibiting said first logic means from providing a pulse signal onto said second data channel means, said conflict resolution means being responsive to a pulse signal on said fourth data channel means to gate said first logic means to provide a pulse signal onto said second channel means when said first transmitter means transmits a control word onto said first channel means.
Claim 6
Dependent Claim
94 words
Apparatus according to claim 2 wherein there are a plurality of master modules, said apparatus further including conflict resolution means responsive to a pulse signal on said second data channel means for inhibiting said first logic means from providing a pulse signal onto said second data channel means, said conflict resolution means being responsive to a pulse signal on said fourth data channel means to gate said first logic means to provide a pulse signal onto said second channel means when said first transmitter means transmits a control word onto said first channel means.
Claim 7
Dependent Claim
34 words
Apparatus according to claim 1 wherein said second logic means includes means for inhibiting response to a data word following a non-comparison between the address in the prior control word and the predetermined address.
Claim 8
Dependent Claim
94 words
Apparatus according to claim 1 wherein there are a plurality of master modules, said apparatus further including conflict resolution means responsive to a pulse signal on said second data channel means for inhibiting said first logic means from providing a pulse signal onto said second data channel means, said conflict resolution means being responsive to a pulse signal on said fourth data channel means to gate said first logic means to provide a pulse signal onto said second channel means when said first transmitter means transmits a control word onto said first channel means.
Claim 9
Dependent Claim
34 words
Apparatus according to claim 5 wherein said second logic means includes means for inhibiting response to a data word following a non-comparison between the address in the prior control word and the predetermined address.
References Cited (Backward Citations)
US3710324A
Cited
US3810114A
Cited
US4016541A
Cited
US3886524A
Cited
US3997896A
Cited
US4050097A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1982-04-09 | 1982-10-09 | 1983-04-10 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1986-04-09 | 1986-10-09 | 1987-04-10 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1990-04-09 | 1990-10-09 | 1991-04-10 | $7700.00 | Window Closed / Lapsed |