Patent US4877975A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4877975A Expired / Lapsed US ⏱️ 0.0 years remaining

Logic circuit having an output signal with a gentle leading edge

Assignee: Toshiba Corp
•
Filing: 1988-03-25
•
Granted: 1989-10-31
•
Expires: 2008-03-25
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract To obtain a logic result output signal with a gentle leading edge at high response speed, the logic circuit comprises an input section for receiving at least one input signal to find a logic result signal; a control section including at least one first transistor, having a constant collector load connected between the collector thereof and a supply voltage, turned on or off in response to the logic result signal to generate a control signal; an output section including at least two second and third transistors turned on or off alternatively in response to the control signal to generate a logic output signal; and a variable resistance circuit connected in parallel to the constant collector load, for increasing the resistance of the collector load (i.e. time constant at the collector) with increasing collector potential of the first transistor. The variable resistance circuit includes diodes connected in series or a transistor. The leading edge of the logic output signal rises sharply in accordance with a small time constant (i.e. low collector resistance) and thereafter gently in accordance with a large time constant (i.e. high collector resistance).

Inventors

  • 👤 Masaji Ueno

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-03 08:40
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/02; H03K19/08; H03K19/094; H03K19/0944; H03K19/09448; H03K19/01; H03K19/013; H03K19/0136; H03K19/082; H03K19/088

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 178 words
A logic circuit comprising: (a) an input section for receiving at least one input signal and generating a logic result signal; (b) a control section including at least one first switching element having a first constant resistance circuit connected between an output terminal of said first switching element and a supply voltage, said first switching element being turned on or off in response to the logic result signal from said input section to generate a control signal; (c) an output section including at least two second and third switching elements and an output terminal connected to a junction point between the two second and third switching elements, said second and third switching means being turned on or off alternatively in response to the control signal to generate a logic output signal; and (d) means, coupled in parallel to the first constant resistance load circuit, for increasing the load resistance of said first switching element with increasing output terminal potential of said first switching element to obtain an output signal with a gentle leading edge at high response speed.
Claim 2
Dependent Claim 178 words
A logic circuit comprising: (a) an input section for receiving at least one input signal and generating a logic result signal; (b) a control section including at least one first switching element having a first constant resistance circuit connected between an output terminal of said first switching element and a supply voltage, said first switching element being turned on or off in response to the logic result signal from said input section to generate a control signal; (c) an output section including at least two second and third switching elements and an output terminal connected to a junction point between the two second and third switching elements, said second and third switching means being turned on or off alternatively in response to the control signal to generate a logic output signal; and (d) means, coupled in parallel to the first constant resistance load circuit, for increasing the load resistance of said first switching element with increasing output terminal potential of said first switching element to obtain an output signal with a gentle leading edge at high response speed.
Claim 3
Dependent Claim 56 words
The logic circuit as set forth in claim 1, wherein said load resistance increasing means comprises: (a) a resistor; and (b) a plurality of diodes connected in series with said resistor, anodes of said diodes being connected to supply voltage and cathode of said diode being connected to said output terminal of said first switching element.
Claim 4
Dependent Claim 50 words
The logic circuit as set forth in claim 1, wherein said input section is a field effect transistor turned on in response to the at least one input signal, a gate terminal thereof being connected to said input section and a source terminal thereof being connected to the supply voltage.

References Cited (Backward Citations)

US4409498A Cited
US4605870A Cited
US4567378A Cited
US4737665A Cited
US4622482A Cited
US4746817A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1992-10-30 1993-05-01 1993-10-31 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1996-10-30 1997-05-01 1997-10-31 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2000-10-30 2001-05-01 2001-10-31 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag