US4409498A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Transient controlled current switch
Assignee: International Business Machines Corp
•
Filing: 1980-12-30
•
Granted: 1983-10-11
•
Expires: 2000-12-30
Abstract
Abstract A current controlled gate performing a NOR function utilizes a pair of transistors acting as current mirrors that receive a DC bias through a large resistor. This bias occurs when an input transistor is positive to insure that one of the current mirror transistors will saturate when the input transistors are "off" and the other will be driven into saturation when either of the input transistors is "on". When all inputs are negative, one of the current mirror transistors saturates thereby reducing the current to the input transistors effectively to zero. The saturation results in the collector-base capacitance increasing very rapidly such that the input assumes the characteristics of a common emitter due to the large capacitance existing in the collector of the current mirror transistor. An active push-pull output is produced with a single collector path from input to output.
Inventors
- 👤 Jack A. Dorler
- 👤 Joseph M. Mosley
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 09:08
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/02; H03K19/08; H03K19/082; H03K19/086; H03K19/01; H03K19/013; H03K19/0136
Claims Analysis
Total Claims: 13
Claim 1
Independent Claim
108 words
A current controlled gate comprising at least one input transistor receiving a logic input signal, a voltage source, a pair of transistors coupled to operate as a current mirror, means coupled to said voltage source and to the bases of said pair of transistors to insure that one of said pair of transistors will be driven into saturation dependent on the state of said input transistor, and an output transistor connected to said voltage source and responsive to said input transistor state and a current from said current mirror which is dependent upon the saturation state of one of said pair of transistors to produce a logic output.
Claim 2
Dependent Claim
108 words
A current controlled gate comprising at least one input transistor receiving a logic input signal, a voltage source, a pair of transistors coupled to operate as a current mirror, means coupled to said voltage source and to the bases of said pair of transistors to insure that one of said pair of transistors will be driven into saturation dependent on the state of said input transistor, and an output transistor connected to said voltage source and responsive to said input transistor state and a current from said current mirror which is dependent upon the saturation state of one of said pair of transistors to produce a logic output.
Claim 3
Dependent Claim
54 words
The current controlled gate of claim 1 wherein said at least one input transistor comprises a pair of input transistors, and wherein said logic input signal comprises two logic input signals, each of said pair of input transistors receiving said two logic input signals, and wherein said current controlled gate performs a NOR function.
Claim 4
Dependent Claim
103 words
The current controlled gate of claim 2 wherein said means coupled to said voltage source and to the bases of said pair of transistors comprises a resistor coupled to said voltage source, said resistor delivering current to the bases of said pair of transistors to saturate one when the input state of any one of said pair of input transistors is at a logical low level, and saturating the other of said pair of transistors coupled to operate as a current mirror when the state of any one of said at least said pair of input transistors is at a logical high level.
Claim 5
Dependent Claim
22 words
The current controlled gate of claim 3 wherein said output transistor is coupled to said pair of transistors as an emitter follower.
Claim 6
Dependent Claim
52 words
The current controlled gate of claim 4 further comprising a Shottky Barrier Diode coupling the emitter of said output transistor to the collector of one of said pair of transistors to drive said one transistor into saturation only after the output from said output transistor has been brought to a low level.
Claim 7
Dependent Claim
98 words
A current controlled gate comprising: a transistor input section receiving a logic input, means defining a controlled current source, including a current mirror comprising a pair of base-coupled transistors selectively driven into saturation as a function of said logic input to thus selectively increase base-collector capacitances of said base-coupled transistors as a function of said logic input, and transistor means defining an active push-pull output wherein a single collector path exists between said transistor input section and said push-pull output, said emitter of said push-pull transistor means being connected to said current mirror to complete said push-pull output.
Claim 8
Dependent Claim
98 words
A current controlled gate comprising: a transistor input section receiving a logic input, means defining a controlled current source, including a current mirror comprising a pair of base-coupled transistors selectively driven into saturation as a function of said logic input to thus selectively increase base-collector capacitances of said base-coupled transistors as a function of said logic input, and transistor means defining an active push-pull output wherein a single collector path exists between said transistor input section and said push-pull output, said emitter of said push-pull transistor means being connected to said current mirror to complete said push-pull output.
Claim 9
Dependent Claim
48 words
The current controlled gate of claim 6 further comprising diode means coupled between said controlled current source and said transistor means defining a push-pull output, said diode means driving said current mirror coupled transistors into saturation only after the push-pull output has been driven to a low level.
Claim 10
Dependent Claim
52 words
The current controlled gate of claim 6 wherein said transistor input comprises first and second transistors having their respective emitters coupled to the collector of one of said current mirror coupled transistors, said gate performing a NOR function by receipt of respective inputs to said input section and producing a NOR output.
Claim 11
Dependent Claim
39 words
The current controlled gate of claim 6 wherein said controlled current source comprises a source of input voltage, and a first resistor and a clamp transistor in parallel receiving said input voltage and coupled to said transistor input section.
Claim 12
Dependent Claim
40 words
The current controlled gate of claim 6 wherein said controlled current source comprises a source of input voltage, and a first resistor and a Scottky Barrier Diode in parallel receiving said input voltage and coupled to said transistor input section.
Claim 13
Dependent Claim
29 words
The current controlled gate of claims 9 or 10 further comprising a second resistor coupled to said source of input voltage and the bases of said current mirror transistors.
References Cited (Backward Citations)
US3501647A
Cited
US3660679A
Cited
US3590274A
Cited
US4145621A
Cited
US4039867A
Cited
US4112314A
Cited
US4308469A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1986-10-10 | 1987-04-11 | 1987-10-11 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1990-10-10 | 1991-04-11 | 1991-10-11 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1994-10-10 | 1995-04-11 | 1995-10-11 | $7700.00 | Window Closed / Lapsed |