Patent JPH103893A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4874721A Expired / Lapsed US ⏱️ 0.0 years remaining

Method of manufacturing a multichip package with increased adhesive strength

Assignee: NEC Corp
•
Filing: 1988-10-18
•
Granted: 1989-10-17
•
Expires: 2008-10-18
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A method for manufacturing a multichip package including the steps of forming a first polyimide insulating layer on a surface of a ceramic multilayer substrate having a circuit wiring therein, forming a first wiring connected to the circuit wiring of the multilayer substrate with a part of the first wiring being exposed at an open surface of the first polyimide insulating layer, forming a second polyimide insulating layer on a surface of a semiconductor element, and forming a second wiring connected with a circuit wiring of the semiconductor element in the second polyimide insulating layer with a part of the second wiring being exposed at an open surface of the second polyimide insulating layer. The method also includes positioning the semiconductor element on the substrate such that the part of the first wiring and the part of the second wiring oppose each other, and applying a predetermined pressure and a predetermined temperature in a predetermined gas atmosphere for a predetermined time period to cause the first and second polyimide layers to be cured and bonded with each other and to cause the parts of first and second wirings to be adhered to each other by thermal bonding.

Inventors

  • 👤 Mitsuru Kimura
  • 👤 Shoji Nakakita

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-01 12:14
CPC Classifications
H; H10; H10W; H10W70/00; H10W70/60; H10W70/611; H10W70/67; H10W70/68; H10W70/685; H10W72/00; H10W72/071; H10W72/072; H10W72/07231; H10W72/07236; H10W72/07251; H10W72/20; H10W80/00; H10W80/301; Y; Y10; Y10T; Y10T29/00; Y10T29/49; Y10T29/49002; Y10T29/49117; Y10T29/49124; Y10T29/49126; Y10T29/49155; Y10T29/49156

Claims Analysis

Total Claims: 3
Claim 1
Independent Claim 195 words
A method for manufacturing a multichip package comprising the steps of: forming a first polyimide insulating layer on a surface of a ceramic multilayer substrate having a circuit wiring therein; forming a first wiring connected to said circuit wiring of said multilayer substrate with a part of said first wiring being exposed at an open surface of said first polyimide insulating layer; forming a second polyimide insulating layer on a surface of a semiconductor element; forming a second wiring connected with a circuit wiring of said semiconductor element in said second polyimide insulating layer with a part of said second wiring being exposed at an open surface of said second polyimide insulating layer; positioning said semiconductor element on said substrate such that said part of said first wiring and said part of said second wiring oppose to each other; and applying a predetermined pressure and a predetermined temperature in a predetermined gas atmosphere for a predetermined time period to cause said first and second polyimide insulating layers to be cured and bonded with each other and to cause the parts of said first and second wiring to be connected to each other by thermocompression bonding.
Claim 2
Independent Claim 195 words
A method for manufacturing a multichip package comprising the steps of: forming a first polyimide insulating layer on a surface of a ceramic multilayer substrate having a circuit wiring therein; forming a first wiring connected to said circuit wiring of said multilayer substrate with a part of said first wiring being exposed at an open surface of said first polyimide insulating layer; forming a second polyimide insulating layer on a surface of a semiconductor element; forming a second wiring connected with a circuit wiring of said semiconductor element in said second polyimide insulating layer with a part of said second wiring being exposed at an open surface of said second polyimide insulating layer; positioning said semiconductor element on said substrate such that said part of said first wiring and said part of said second wiring oppose to each other; and applying a predetermined pressure and a predetermined temperature in a predetermined gas atmosphere for a predetermined time period to cause said first and second polyimide insulating layers to be cured and bonded with each other and to cause the parts of said first and second wiring to be connected to each other by thermocompression bonding.
Claim 3
Dependent Claim 26 words
A method accoding to claim 1, wherein said first and second wiring are made of gold, respectively, and bonded to each other by gold-to-gold thermocompression bonding.

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1992-10-16 1993-04-17 1993-10-17 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1996-10-16 1997-04-17 1997-10-17 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2000-10-16 2001-04-17 2001-10-17 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag