US4721831A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Module for packaging and electrically interconnecting integrated circuit chips on a porous substrate, and method of fabricating same
Assignee: Unisys Corp
•
Filing: 1987-01-28
•
Granted: 1988-01-26
•
Expires: 2007-01-28
Abstract
Abstract A module for packaging and electrically interconnecting integrated circuit chips comprises: a porous ceramic substrate which has a major surface that is pitted by a portion of the pores. Voltage planes and ground planes lie internal to the substrate, and metal filled via holes feed through the substrate. A second material fills the pores in the major surface to form a pit free surface. This second material is of a type which resists abrasion substantially less than the ceramic substrate. And metal lines are disposed over the pit free surface for interconnecting the metal filled via holes to the integrated circuits.
Inventors
- 👤 Harshadrai Vora
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-24 10:47
CPC Classifications
H; H10; H10W; H10W70/00; H10W70/60; H10W70/611; H10W70/62; H10W70/63; H10W70/635; H10W70/67; H10W70/69; H10W70/692; H05; H05K; H05K1/00; H05K1/02; H05K1/03; H05K1/0306; Y; Y10; Y10T; Y10T29/00; Y10T29/49; Y10T29/49002; Y10T29/49117; Y10T29/49124; Y10T29/49126; Y10T428/00; Y10T428/24; Y10T428/24479; Y10T428/24521
Claims Analysis
Total Claims: 16
Claim 1
Independent Claim
109 words
A module for packaging and electrically interconnecting integrated circuit chips, comprising: a porous ceramic substrate which has a major surface that is pitted by a plurality of pores; metal filled via holes that feed through said substrate; a filler material filling said pores in said major surface of said ceramic substrate and yet exposing the remainder of said major surface to form a porous free surface which is part ceramic and part filler material; said filler material being of a type which resists abrasion substantially less than said ceramic substrate; and metal lines disposed over said porous free surface for interconnecting said metal filled via holes to integrated circuits.
Claim 2
Dependent Claim
109 words
A module for packaging and electrically interconnecting integrated circuit chips, comprising: a porous ceramic substrate which has a major surface that is pitted by a plurality of pores; metal filled via holes that feed through said substrate; a filler material filling said pores in said major surface of said ceramic substrate and yet exposing the remainder of said major surface to form a porous free surface which is part ceramic and part filler material; said filler material being of a type which resists abrasion substantially less than said ceramic substrate; and metal lines disposed over said porous free surface for interconnecting said metal filled via holes to integrated circuits.
Claim 3
Dependent Claim
19 words
A module according to claim 1 wherein said filler material is selected from the group of polyimide and glass.
Claim 4
Dependent Claim
19 words
A module according to claim 2 wherein said porous substrate has at least one pore per 0.001 cubic inch.
Claim 5
Dependent Claim
97 words
A module for packaging and electrically interconnecting integrated circuits, comprising: a substrate of a first material which has a major surface that is pitted by a plurality of pores; a second material filling the pores in said major surface and yet exposing the remainder of said major surface to form a porous free surface which is made partly of said first material and partly of said second material; said second material being of a type which resists abrasion substantially less than said first material; and metal lines disposed over said porous free surface for interconnecting integrated circuits.
Claim 6
Dependent Claim
97 words
A module for packaging and electrically interconnecting integrated circuits, comprising: a substrate of a first material which has a major surface that is pitted by a plurality of pores; a second material filling the pores in said major surface and yet exposing the remainder of said major surface to form a porous free surface which is made partly of said first material and partly of said second material; said second material being of a type which resists abrasion substantially less than said first material; and metal lines disposed over said porous free surface for interconnecting integrated circuits.
Claim 7
Dependent Claim
23 words
A module according to claim 4 wherein said first material is selected from the group of alumina, aluminum nitride, and beryllium oxide ceramics.
Claim 8
Dependent Claim
19 words
A module according to claim 4 wherein said second material is selected from the group of polyimide and glass.
Claim 9
Dependent Claim
17 words
A module according to claim 4 wherein some of said pores are at least 1/2 mil across.
Claim 10
Dependent Claim
68 words
A module comprising: a ceramic substrate which has a surface that is pitted by a plurality of pores; a filler material filling the pores in said pitted surface and yet exposing the remainder of said pitted surface to form a pit free surface which is part ceramic and part filler material; and said filler material being of a type which resists abrasion substantially less than said ceramic substrate.
Claim 11
Dependent Claim
68 words
A module comprising: a ceramic substrate which has a surface that is pitted by a plurality of pores; a filler material filling the pores in said pitted surface and yet exposing the remainder of said pitted surface to form a pit free surface which is part ceramic and part filler material; and said filler material being of a type which resists abrasion substantially less than said ceramic substrate.
Claim 12
Independent Claim
146 words
A method of fabricating a module, for packaging and electrically interconnecting integrated circuits; said method including the steps of: providing a substrate of a porous material which has a surface that is pitted by a plurality of pores; coating said pitted surface and filling said pores therein with a liquid film of a material which has a solid state that resists abrasion substantially less than said substrate; solidifying said film on said surface and in said filled pores; wearing down said solidified film with an abrasive member which is soft enough to contact said surface of said porous material without wearing said surface down; stopping said wearing down step after said film is removed entirely off of said pitted surface but not out of the pores themselves to thereby obtain a pit free surface; and disposing metal lines over said pit free surface for interconnecting circuits.
Claim 13
Independent Claim
146 words
A method of fabricating a module, for packaging and electrically interconnecting integrated circuits; said method including the steps of: providing a substrate of a porous material which has a surface that is pitted by a plurality of pores; coating said pitted surface and filling said pores therein with a liquid film of a material which has a solid state that resists abrasion substantially less than said substrate; solidifying said film on said surface and in said filled pores; wearing down said solidified film with an abrasive member which is soft enough to contact said surface of said porous material without wearing said surface down; stopping said wearing down step after said film is removed entirely off of said pitted surface but not out of the pores themselves to thereby obtain a pit free surface; and disposing metal lines over said pit free surface for interconnecting circuits.
Claim 14
Dependent Claim
26 words
A method according to claim 9 wherein said wearing step is performed by polishing said film with a pad and a slurry which contains abrasive particles.
Claim 15
Dependent Claim
22 words
A method according to claim 10 wherein said pad is a cloth that is made primarily of polyurethane, polyester, cotton, and wool.
Claim 16
Dependent Claim
25 words
A method according to claim 9 wherein said wearing step is performed by polishing said film with a pad that is impregnated with abrasive particles.
References Cited (Backward Citations)
US1128747A
Cited
US1995150A
Cited
US3683105A
Cited
US3909680A
Cited
US3918220A
Cited
US4055451A
Cited
US3996702A
Cited
US4277522A
Cited
US4322778A
Cited
US4490457A
Cited
US4410927A
Cited
US4498122A
Cited
US4620264A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1991-01-25 | 1991-07-27 | 1992-01-26 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1995-01-25 | 1995-07-27 | 1996-01-26 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1999-01-25 | 1999-07-27 | 2000-01-26 | $7700.00 | Window Closed / Lapsed |