US4847812A
Expired / Lapsed
US
⏱️ 0.0 years remaining
FIFO memory device including circuit for generating flag signals
Assignee: GlobalFoundries Inc
•
Filing: 1986-09-18
•
Granted: 1989-07-11
•
Expires: 2006-09-18
Abstract
Abstract A FIFO memory device facilitates transfer of data between a host CPU and a peripheral device in one of a number of modes. In one mode the FIFO memory device functions as two FIFO memories, one for passing data from the host CPU to the peripheral device, and one for passing data to the host CPU from the peripheral device. In another mode, the FIFO memory device functions as a single FIFO which facilitates passing data from the host CPU to the peripheral device or from the peripheral device to the host CPU. The FIFO includes two RAMs addressed by a set of address counters. Of importance, the host CPU can bypass the address counters to directly address each RAM, thereby reading data from or writing data to either RAM regardless of the state of the address counters. The FIFO also includes a pair of registers for receiving data from the host CPU. The contents of the address counters are compared with the contents of the registers so that a programmable flag signal can be generated by the FIFO to indicate when the contents of the address counters equal the contents of the registers.
Inventors
- 👤 Nusra Lodhi
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 14:33
CPC Classifications
G; G06; G06F; G06F5/00; G06F5/06; G06F5/065; G06F2205/00; G06F2205/06; G06F2205/066; G06F2205/067
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
143 words
A FIFO memory device comprising: data storage means having a plurality of locations for storing data; means for providing words of data; address means for providing sequential addresses to said data storage means, said words of data being stored in locations within said data storage means corresponding to said sequential addresses; a first register for receiving data; first flag means for providing a programmable flag signal indicating when the data in said first register equals the address provided by said address means, whereby said first flag means is adapted to generate said programmable flag when a selected fraction of said plurality of locations are loaded with data, said fraction being programmably selected by writing data into said first register; and second flag means for providing an end of count flag indicating when the address provided by said address means equals a predetermined value.
Claim 2
Dependent Claim
143 words
A FIFO memory device comprising: data storage means having a plurality of locations for storing data; means for providing words of data; address means for providing sequential addresses to said data storage means, said words of data being stored in locations within said data storage means corresponding to said sequential addresses; a first register for receiving data; first flag means for providing a programmable flag signal indicating when the data in said first register equals the address provided by said address means, whereby said first flag means is adapted to generate said programmable flag when a selected fraction of said plurality of locations are loaded with data, said fraction being programmably selected by writing data into said first register; and second flag means for providing an end of count flag indicating when the address provided by said address means equals a predetermined value.
Claim 3
Dependent Claim
171 words
A FIFO memory device comprising: data storage means having a plurality of locations for storing data; a data bus; means for storing data in sequential locations in said data storage means; address means for providing sequential addresses to said data storage means, said data storage means providing data stored at locations within said data storage means corresponding to said addresses, said data being provided by said data storage means on said data bus; a first register for receiving data; a second register for receiving data; first means for providing a first flag signal indicating when the data in said first register equals the address provided by said address mean, whereby said first means provides said first flag signal when a programmably selected fraction of the locations within said data storage means has been read, said fraction being selected by providing data in said first register; and second means for providing an end of count flag indicating when the address provided by said address means equals the data in said second register.
Claim 4
Dependent Claim
171 words
A FIFO memory device comprising: data storage means having a plurality of locations for storing data; a data bus; means for storing data in sequential locations in said data storage means; address means for providing sequential addresses to said data storage means, said data storage means providing data stored at locations within said data storage means corresponding to said addresses, said data being provided by said data storage means on said data bus; a first register for receiving data; a second register for receiving data; first means for providing a first flag signal indicating when the data in said first register equals the address provided by said address mean, whereby said first means provides said first flag signal when a programmably selected fraction of the locations within said data storage means has been read, said fraction being selected by providing data in said first register; and second means for providing an end of count flag indicating when the address provided by said address means equals the data in said second register.
Claim 5
Dependent Claim
227 words
A FIFO memory comprising: data storage means having a plurality of locations for storing data; receiving means for receiving a set of words of data from a data source and for storing said words of data in sequential locations within said data storage means; and reading means for reading words of data stored in said sequential locations, and for providing said stored words of data to a data destination on a first-in-first-out basis; and wherein said FIFO memory is capable of functioning in a first mode and a second mode, and wherein in said first mode, said receiving means receives a block of words from said data source and loads said block of words into a block of locations within said data storage means starting at a beginning of block address and ending at an end of block address, and said reading means reads said words in said block of locations and provides said read words to said data destination, and wherein in said second mode, said receiving means receives a stream of words from said data source and stores said received words in sequential locations within said data storage means, said receiving means storing said words without reference to an end of block address, said reading means reading said words in sequential locations in said data storage means without reference to an end of block address.
Claim 6
Dependent Claim
227 words
A FIFO memory comprising: data storage means having a plurality of locations for storing data; receiving means for receiving a set of words of data from a data source and for storing said words of data in sequential locations within said data storage means; and reading means for reading words of data stored in said sequential locations, and for providing said stored words of data to a data destination on a first-in-first-out basis; and wherein said FIFO memory is capable of functioning in a first mode and a second mode, and wherein in said first mode, said receiving means receives a block of words from said data source and loads said block of words into a block of locations within said data storage means starting at a beginning of block address and ending at an end of block address, and said reading means reads said words in said block of locations and provides said read words to said data destination, and wherein in said second mode, said receiving means receives a stream of words from said data source and stores said received words in sequential locations within said data storage means, said receiving means storing said words without reference to an end of block address, said reading means reading said words in sequential locations in said data storage means without reference to an end of block address.
Claim 7
Dependent Claim
149 words
A FIFO memory device comprising: data storage means having a plurality of locations for storing data; a data bus; address means for providing sequential addresses to said data storage means, said data storage means providing data stored at locations within said data storage means corresponding to said addresses, said data being provided by said data storage means on said data bus; a register for receiving data; first means for providing a first flag signal indicating when the data in said register equals the address provided by said address means, whereby said first means provides said first flag signal when a selected fraction of the locations within said plurality are read from said data storage means, said fraction being programmably selected by writing data into said register; and second means for providing an end of count flag indicating when the address provided by said address means equals a predetermined value.
Claim 8
Dependent Claim
149 words
A FIFO memory device comprising: data storage means having a plurality of locations for storing data; a data bus; address means for providing sequential addresses to said data storage means, said data storage means providing data stored at locations within said data storage means corresponding to said addresses, said data being provided by said data storage means on said data bus; a register for receiving data; first means for providing a first flag signal indicating when the data in said register equals the address provided by said address means, whereby said first means provides said first flag signal when a selected fraction of the locations within said plurality are read from said data storage means, said fraction being programmably selected by writing data into said register; and second means for providing an end of count flag indicating when the address provided by said address means equals a predetermined value.
References Cited (Backward Citations)
US3553651A
Cited
US3629857A
Cited
US4163291A
Cited
US4062059A
Cited
US4125870A
Cited
US4145755A
Cited
US4138732A
Cited
US4271480A
Cited
US4093995A
Cited
US4285038A
Cited
US4270183A
Cited
US4161778A
Cited
US4236225A
Cited
US4258418A
Cited
US4342081A
Cited
US4433394A
Cited
US4486854A
Cited
US4476542A
Cited
US4527233A
Cited
US4507760A
Cited
US4521874A
Cited
US4535427A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1992-07-10 | 1993-01-09 | 1993-07-11 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1996-07-10 | 1997-01-09 | 1997-07-11 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2000-07-10 | 2001-01-09 | 2001-07-11 | $7700.00 | Window Closed / Lapsed |