US4236225A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Data buffer memory of the first-in, first-out type, having a variable input and a fixed output
Assignee: US Philips Corp
•
Filing: 1978-11-30
•
Granted: 1980-11-25
•
Expires: 1998-11-30
Abstract
Abstract A data buffer memory for the first-in, first-out type, having an input bus by which data are supplied to the buffer, and a fixed output from which data are transferred from the buffer. Each section of the buffer includes logic whereby a variable input location can be selected. Status signals are used to determine, in cooperation with signals supplied from outside the buffer, the location where data are to be written in the buffer and when these data in the buffer must be shifted to the output.
Inventors
- 👤 Pierre G. Jansen
- 👤 Jozef L. W. Kessels
- 👤 Benny L. A. Waumans
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-02 18:32
CPC Classifications
G; G06; G06F; G06F5/00; G06F5/06
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
285 words
A data buffer memory of the first-in, first-out type, having logic means for ensuring that an input for data to be written is situated substantially as near as possible to an output for data to be read depending on the filling of the buffer, thus providing an uninterrupted content of the buffer, said buffer having a plurality of registers, each register having at least one section, furthermore having an input bus for supplying data to an input of a register of said buffer assigned for this purpose, and an output connected to the last register of the buffer on which data to be read appear, said data buffer comprising: logic means provided for each section of said buffer; said logic means being at least functionally separate from said sections of said buffer except for connections; said logic means being of the type enabling signals to be generated for a buffer having n registers (O, . . . n-1): first logic means for detecting a condition that a register (i) is empty and that the next register (i+1) is full, plus determining where from the series of empty registers, the empty register adjoins a subsequent filled register; second logic means for generating a shift signal for shifting the data in said buffer in the direction of the output register, indicating the status full of a preceding register and indicating the status empty of the relevant register (i); third logic means for generating a status signal for the filling of a register (i) as the result of data entering said register; said third logic means also serving to generate a status signal for the last register in said buffer when data is read from said last register.
Claim 2
Dependent Claim
285 words
A data buffer memory of the first-in, first-out type, having logic means for ensuring that an input for data to be written is situated substantially as near as possible to an output for data to be read depending on the filling of the buffer, thus providing an uninterrupted content of the buffer, said buffer having a plurality of registers, each register having at least one section, furthermore having an input bus for supplying data to an input of a register of said buffer assigned for this purpose, and an output connected to the last register of the buffer on which data to be read appear, said data buffer comprising: logic means provided for each section of said buffer; said logic means being at least functionally separate from said sections of said buffer except for connections; said logic means being of the type enabling signals to be generated for a buffer having n registers (O, . . . n-1): first logic means for detecting a condition that a register (i) is empty and that the next register (i+1) is full, plus determining where from the series of empty registers, the empty register adjoins a subsequent filled register; second logic means for generating a shift signal for shifting the data in said buffer in the direction of the output register, indicating the status full of a preceding register and indicating the status empty of the relevant register (i); third logic means for generating a status signal for the filling of a register (i) as the result of data entering said register; said third logic means also serving to generate a status signal for the last register in said buffer when data is read from said last register.
Claim 3
Dependent Claim
41 words
A data buffer memory as claimed in claim 1 further comprising: fourth logic means for generating an acknowledge signal outputed by said buffer to indicate that data supplied to said buffer has been stored in a register (i) of said buffer.
Claim 4
Dependent Claim
37 words
A data buffer memory as claimed in claim 2 further comprising: further logic means for generating a signal indicating that a least the first register of said buffer is empty and is able to receive new data.
Claim 5
Dependent Claim
38 words
A data buffer memory as claimed in claim 1 further comprising: logic means for generating a status signal on an output of said buffer indicating that data are present in at least the last register of said buffer.
Claim 6
Dependent Claim
19 words
A data buffer memory as claimed in claim 1 wherein said memory is constructed from solid state integrated circuits.
Claim 7
Dependent Claim
28 words
A data buffer memory as claimed in claim 5 wherein for each section of said buffer a register and associated logic means form a solid state integrated circuit.
Claim 8
Dependent Claim
41 words
A data buffer memory as claimed in claim 5 wherein said buffer consists of at least one group of registers and at least one group of logic means for each section of said buffer, said groups being solid state integrated circuits.
References Cited (Backward Citations)
US3646526A
Cited
US3745535A
Cited
US3771142A
Cited
US3942163A
Cited
US4062059A
Cited
US4095283A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1983-11-25 | 1984-05-26 | 1984-11-25 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1987-11-25 | 1988-05-26 | 1988-11-25 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1991-11-25 | 1992-05-26 | 1992-11-25 | $7700.00 | Window Closed / Lapsed |