Patent US4846896A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4846896A Expired / Lapsed US ⏱️ 0.0 years remaining

Solar cell with integral reverse voltage protection diode

Assignee: Mitsubishi Electric Corp
•
Filing: 1988-06-07
•
Granted: 1989-07-11
•
Expires: 2008-06-07
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract In the fabrication processes of a solar cell, a first p-n junction having the function of supplying electric power to the exterior of the solar cell is formed in the vicinity of the light receiving surface, while a second p-n junction is provided in a position separated from the light receiving surface. The two p-n junctions are interconnected in anti-parallel, so that, when a reverse voltage is applied to the first p-n junction, the second p-n junction is forward biased to permit current flow therein, thereby preventing the solar cell from breaking down. Since the first and second p-n junctions are integrated with each other, the cost of fabricating the solar cell is decreased and the reliability thereof is improved.

Inventors

  • 👤 Shigeru Hokuyo

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-03 04:36
CPC Classifications
H; H10; H10F; H10F10/00; H10F10/10; H10F10/14; H10F10/144; H10F19/00; H10F19/50; H10F71/00; H10F71/127; H10F77/00; H10F77/10; H10F77/14; H10F77/148; Y; Y02; Y02E; Y02E10/00; Y02E10/50; Y02E10/544; Y10; Y10S; Y10S438/00; Y10S438/965

Claims Analysis

Total Claims: 15
Claim 1
Independent Claim 220 words
A solar cell comprising: a first semiconductor layer of a first conductivity type; a second semiconductor layer of a second conductivity type contacting one major surface of said first semiconductor layer to form a main p-n junction between said first and second semiconductor layers, a part of said second semiconductor layer extending from said one major surface to another major surface of said first semiconductor layer through said first semiconductor layer, whereby said first semiconductor layer is divided into a first semiconductor region having relatively large size and a second semiconductor region having relatively small size; a third semiconductor region of said second conductivity type formed in a part of said another major surface's side of said second semiconductor region, said third seminconductor region being separated from said second semiconductor layer with said second and third semiconductor regions forming a reverse voltage protective p-n junction; a first connection means having a first external connection electrode extending from an area on said second semiconductor layer to an area on said second semiconductor region; and a second connection means having a second external connection electrode extending from an area on said first semiconductor region to an area on said third semiconductor region and insulation means for insulating said second external connection electrode from said second semiconductor layer and said second semiconductor region.
Claim 2
Dependent Claim 220 words
A solar cell comprising: a first semiconductor layer of a first conductivity type; a second semiconductor layer of a second conductivity type contacting one major surface of said first semiconductor layer to form a main p-n junction between said first and second semiconductor layers, a part of said second semiconductor layer extending from said one major surface to another major surface of said first semiconductor layer through said first semiconductor layer, whereby said first semiconductor layer is divided into a first semiconductor region having relatively large size and a second semiconductor region having relatively small size; a third semiconductor region of said second conductivity type formed in a part of said another major surface's side of said second semiconductor region, said third seminconductor region being separated from said second semiconductor layer with said second and third semiconductor regions forming a reverse voltage protective p-n junction; a first connection means having a first external connection electrode extending from an area on said second semiconductor layer to an area on said second semiconductor region; and a second connection means having a second external connection electrode extending from an area on said first semiconductor region to an area on said third semiconductor region and insulation means for insulating said second external connection electrode from said second semiconductor layer and said second semiconductor region.
Claim 3
Dependent Claim 29 words
A solar cell in accordance with claim 1, wherein said second external connection electrode includes an electrode covering said p-n junction defined by said second and third semiconductor regions.
Claim 4
Dependent Claim 26 words
A solar cell in accordance with claim 1, wherein said first semiconductor layer, said second semiconductor layer, and said third semiconductor region comprises GaAs having impurities.
Claim 5
Dependent Claim 40 words
A solar cell in accordance with claim 1, wherein said p-n junction defined by said second and third semiconductor regions is located at a distance of greater than approximately 20 μm from an edge portion of said first semiconductor layer.
Claim 6
Dependent Claim 22 words
A solar cell in accordance with claim 1, wherein said first conductivity type is n-type, and said second conductivity type is p-type.
Claim 7
Dependent Claim 22 words
A solar cell in accordance with claim 5, wherein said p-type is obtained by introducing Zn atoms into GaAs crystal as impurities.
Claim 8
Dependent Claim 24 words
A solar cell in accordance with claim 1, wherein said insulation means comprises an insulation film of silicon nitride (Si 3 N 4 ).
Claim 9
Independent Claim 225 words
A method for fabricating a solar cell, comprising the steps of: (a) preparing a first semiconductor layer of a first conductivity type; (b) selectively diffusing impurities into said first semiconductor layer to form a second semiconductor layer extending from one major surface of said first semiconductor layer to another major surface of said first semiconductor layer through said first semiconductor layer, said second semiconductor layer dividing said first semiconductor layer into a first semiconductor region having relatively large size and a second semiconductor region having relatively small size; (c) selectively diffusing impurities into said second semiconductor layer from said another major surface's side to form a third semiconductor region of said second conductivity type being separated from said second semiconductor layer; (d) forming a third semiconductor layer of said second conductivity type on at least a part of said one major surface of said first semiconductor layer, said third semiconductor layer being connected with said second semiconductor layer; and (e) forming a first external connection electrode extending from an area on said second semiconductor layer to an area on said second semiconductor region; and (f) forming a second external connection electrode extending from an area on said first semiconductor region to an area on said third semiconductor region, said second external connection electrode being insulated from said second semiconductor layer and said second semiconductor region.
Claim 10
Independent Claim 225 words
A method for fabricating a solar cell, comprising the steps of: (a) preparing a first semiconductor layer of a first conductivity type; (b) selectively diffusing impurities into said first semiconductor layer to form a second semiconductor layer extending from one major surface of said first semiconductor layer to another major surface of said first semiconductor layer through said first semiconductor layer, said second semiconductor layer dividing said first semiconductor layer into a first semiconductor region having relatively large size and a second semiconductor region having relatively small size; (c) selectively diffusing impurities into said second semiconductor layer from said another major surface's side to form a third semiconductor region of said second conductivity type being separated from said second semiconductor layer; (d) forming a third semiconductor layer of said second conductivity type on at least a part of said one major surface of said first semiconductor layer, said third semiconductor layer being connected with said second semiconductor layer; and (e) forming a first external connection electrode extending from an area on said second semiconductor layer to an area on said second semiconductor region; and (f) forming a second external connection electrode extending from an area on said first semiconductor region to an area on said third semiconductor region, said second external connection electrode being insulated from said second semiconductor layer and said second semiconductor region.
Claim 11
Dependent Claim 29 words
A fabrication method in accordance with claim 8, wherein said second external connection electrode is formed to cover said p-n junction defined by said second and third semiconductor regions.
Claim 12
Dependent Claim 30 words
A fabrication method in accordance with claim 8, wherein said first semiconductor layer, said second semiconductor layer, said third semiconductor layer, and said third semiconductor region comprises GaAs having impurities.
Claim 13
Dependent Claim 48 words
A fabrication method in accordance with claim 8, wherein said third semiconductor region is so formed that said p-n junction defined by said second and third semiconductor regions is located at a distance of more than approximately 20 μm from an edge portion of said first semiconductor layer.
Claim 14
Dependent Claim 22 words
A fabrication method in accordance with claim 1, wherein said first conductivity type is n-type, and said second conductivity type is p-type.
Claim 15
Dependent Claim 22 words
A fabrication method in accordance with claim 12, wherein said p-type is obtained by introducting Zn atoms into GaAs crystal as impurities.

References Cited (Backward Citations)

FR1320775A Cited
US3887935A Cited
US4323719A Cited
US4481378A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1992-07-10 1993-01-09 1993-07-11 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1996-07-10 1997-01-09 1997-07-11 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2000-07-10 2001-01-09 2001-07-11 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag