Patent US4833099A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4833099A Expired / Lapsed US ⏱️ 0.0 years remaining

Tungsten-silicide reoxidation process including annealing in pure nitrogen and subsequent oxidation in oxygen

Assignee: Intel Corp
•
Filing: 1988-01-07
•
Granted: 1989-05-23
•
Expires: 2008-01-07
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A tungsten silicide reoxidation technique for forming a reoxidation layer in a CMOS device is disclosed. After forming an insulated gate member, which has a silicon-rich tungsten silicide layer overlying a polysilicon layer, it is first oxidized and the oxide is removed to expose WSi for forming a particular source/drain doped device. Then it is annealed in a substantially pure nitrogen ambient for a given time period. A subsequent growth of the reoxidation layer over the gate member by introducing oxygen results in a substantially planarized surface. The combination between tungsten and oxygen is prevented.

Inventors

  • 👤 Been-Jon Woo

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-29 04:46
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/01; H10D30/021; H10D30/0223; H10D30/0227; H10D64/00; H10D64/20; H10D64/27; H10D64/311; H10D64/411; H10D64/511; H10D84/00; H10D84/01; H10D84/0123; H10D84/0126; H10D84/0165; H10D84/0172; H10D84/0174; H10D84/02; H10D84/03; H10D84/038; H10P; H10P14/00; H10P14/60; H10P14/63; H10P14/6302; H10P14/6304; H10P14/6306; H10P14/6308; Y; Y10; Y10S; Y10S148/00; Y10S148/003; Y10S148/118; Y10S148/147

Claims Analysis

Total Claims: 14
Claim 1
Independent Claim 205 words
A method of fabricating a complementary metal-oxide semiconductor (CMOS) integrated circuit where a reoxidation layer is formed on an insulated gate member which overlies a substrate and in which said insulated gate member is comprised of an amorphous silicon-rich tungsten silicide layer overlying a polysilicon layer, comprising the following steps in the order named of: (a) forming an oxidation insulating layer using excessive silicon atoms from said silicon-rich tungsten silicide layer over opposite sides and upper surface of said gate member; (b) forming spacers about said gate member; (c) etching said oxidation insulating layer to expose upper surface of said silicide layer of said gate member; (d) forming source and drain regions in said substrate adjacent to said gate member; (e) annealing said gate member after said oxidation insulating layer has been etched from said upper surface of said silicide layer of said gate member in a furnace having substantially pure nitrogen ambient to anneal said silicide layer and freeing silicon atoms from said polysilicon layer; (f) forming said reoxidation layer about said gate member by introducing oxygen into said heating furnace, wherein oxygen atoms react with said silicon atoms to form said reoxidation layer such that said reoxidation layer is substantially planarized and uncontaminated.
Claim 2
Independent Claim 205 words
A method of fabricating a complementary metal-oxide semiconductor (CMOS) integrated circuit where a reoxidation layer is formed on an insulated gate member which overlies a substrate and in which said insulated gate member is comprised of an amorphous silicon-rich tungsten silicide layer overlying a polysilicon layer, comprising the following steps in the order named of: (a) forming an oxidation insulating layer using excessive silicon atoms from said silicon-rich tungsten silicide layer over opposite sides and upper surface of said gate member; (b) forming spacers about said gate member; (c) etching said oxidation insulating layer to expose upper surface of said silicide layer of said gate member; (d) forming source and drain regions in said substrate adjacent to said gate member; (e) annealing said gate member after said oxidation insulating layer has been etched from said upper surface of said silicide layer of said gate member in a furnace having substantially pure nitrogen ambient to anneal said silicide layer and freeing silicon atoms from said polysilicon layer; (f) forming said reoxidation layer about said gate member by introducing oxygen into said heating furnace, wherein oxygen atoms react with said silicon atoms to form said reoxidation layer such that said reoxidation layer is substantially planarized and uncontaminated.
Claim 3
Dependent Claim 19 words
The method defined in claim 1 wherein said substantially pure nitrogen ambient is comprised of at least 99.5% nitrogen.
Claim 4
Dependent Claim 26 words
The method of claim 2 wherein said furnace is preheated to a temperature of approximately 775° C. and said annealing step is achieved at said temperature.
Claim 5
Dependent Claim 15 words
The method of claim 3 wherein said annealing step is approximately 9 minutes in duration.
Claim 6
Dependent Claim 23 words
The method of claim 2 wherein said furnace temperature is approximately 700° C. and said annealing step is approximately 30 minutes in duration.
Claim 7
Independent Claim 246 words
A method of fabricating a complementary metal-oxide-semiconductor (CMOS) field-effect transistor integrated circuit where a reoxidation layer is formed on an insulated gate member which overlies a substrate and in which said insulated gate member is comprised of a silicon-rich tungsten silicide layer overlying a polysilicon layer, comprising the steps in the sequence that follows of: (a) forming a first silicon oxide insulating layer using excessive silicon atoms supplied from said silicon-rich tungsten silicide layer over opposite sides and upper surface of said gate member; (b) forming a low temperature oxide insulating layer over said first oxide insulating layer; (c) etching said first oxide and said low temperature oxide insulating layers such that said low temperature oxide insulating layer remains adjacent to said first oxide insulating layer which is along opposite sides of said gate member for forming spacers; (d) forming source and drain regions in said substrate adjacent to a portion of said substrate underlying said gate member and its spacers; (e) removing said spacers; (f) annealing said silicide layer of said gate member in a furnace having substantially pure nitrogen ambient after removing said spacers, wherein said annealing step inhibits tungsten atoms from reacting with oxygen atoms during reoxidation and frees silicon atoms from said polysilicon layer; (g) forming said reoxidation layer over said gate member by introducing oxygen into said furnace, wherein oxygen atoms react with said silicon atoms to form said reoxidation layer such that said reoxidation layer is substantially planarized and uncontaminated.
Claim 8
Independent Claim 246 words
A method of fabricating a complementary metal-oxide-semiconductor (CMOS) field-effect transistor integrated circuit where a reoxidation layer is formed on an insulated gate member which overlies a substrate and in which said insulated gate member is comprised of a silicon-rich tungsten silicide layer overlying a polysilicon layer, comprising the steps in the sequence that follows of: (a) forming a first silicon oxide insulating layer using excessive silicon atoms supplied from said silicon-rich tungsten silicide layer over opposite sides and upper surface of said gate member; (b) forming a low temperature oxide insulating layer over said first oxide insulating layer; (c) etching said first oxide and said low temperature oxide insulating layers such that said low temperature oxide insulating layer remains adjacent to said first oxide insulating layer which is along opposite sides of said gate member for forming spacers; (d) forming source and drain regions in said substrate adjacent to a portion of said substrate underlying said gate member and its spacers; (e) removing said spacers; (f) annealing said silicide layer of said gate member in a furnace having substantially pure nitrogen ambient after removing said spacers, wherein said annealing step inhibits tungsten atoms from reacting with oxygen atoms during reoxidation and frees silicon atoms from said polysilicon layer; (g) forming said reoxidation layer over said gate member by introducing oxygen into said furnace, wherein oxygen atoms react with said silicon atoms to form said reoxidation layer such that said reoxidation layer is substantially planarized and uncontaminated.
Claim 9
Dependent Claim 18 words
The method of claim 6 wherein said substantially pure nitrogen ambient is comprised of at least 99.5% nitrogen.
Claim 10
Dependent Claim 30 words
The method of claim 7 wherein said furnace is preheated to a temperature of approximately 775° C. and said annealing step is approximately 9 minutes in duration at said temperature.
Claim 11
Dependent Claim 23 words
The method of claim 7 wherein said furnace temperature is approximately 700° C. and said annealing step is approximately 30 minutes in duration.
Claim 12
Dependent Claim 25 words
The method of claim 8 wherein said oxygen is introduced into said furnace for approximately 60 minutes at 920° C. to grow said reoxidation layer.
Claim 13
Dependent Claim 25 words
The method of claim 9 wherein said oxygen is introduced into said furnace for approximately 60 minutes at 920° C. to grow said reoxidation layer.
Claim 14
Dependent Claim 27 words
The method of claim 7 wherein said low temperature oxide insulating layer is formed by a low temperature thermal oxide technique using a chemical vapor deposition technique.

References Cited (Backward Citations)

US4128670A Cited
US4285761A Cited
US4378628A Cited
US4616399A Cited
US4567058A Cited
US4728617A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1992-05-22 1992-11-21 1993-05-23 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1996-05-22 1996-11-21 1997-05-23 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2000-05-22 2000-11-21 2001-05-23 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag