US4830987A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Contactless annealing process using cover slices
Assignee: Texas Instruments Inc
•
Filing: 1987-11-19
•
Granted: 1989-05-16
•
Expires: 2007-11-19
Abstract
Abstract The disclosure relates to a process for performing processing steps at elevated temperatures on semiconductor devices while minimizing outdiffusion of arsenic therefrom wherein an arsenide containing semiconductor cover wafer is etched to form a flange on the periphery thereof, the cover wafer being placed over the active region of an arsenide containing wafer being processed to form a substantial seal therewith with the active region being spaced from the cover wafer. The wafers are then heated to elevated temperature with outdiffused arsenic being retained in the space between the wafers to raise the arsenic vapor pressure thereat and minimize arsenic outdiffusion thereby. As alternate embodiments, plural wafers being processed and cover wafers can alternately be stacked, one over the other. A further alternate embodiment comprises coating the surface of the cover wafer to avoid contamination of the production wafer with impurities which may exist in the cover wafer.
Inventors
- 👤 Denise L. Miller
- 👤 Vance A. Ley
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 05:16
CPC Classifications
H; H10; H10P; H10P95/00; H10P95/90; H10P95/904; H10P14/00; H10P14/60; H10P14/63; H10P14/6326; H10P14/6328; H10P14/6334; H10P14/6336; H10P14/69; H10P14/694; H10P14/6943; H10P14/69433; Y; Y10; Y10S; Y10S148/00; Y10S148/003
Claims Analysis
Total Claims: 15
Claim 1
Independent Claim
67 words
A method for annealing a compound semiconductor wafer comprising the steps of: forming a chamber over a substantially flat region of said wafer with a cover having a flanged portion coming into intimate contact with a peripheral portion of said wafer; and heating said cover and said wafer being annealed to a predetermined temperature, the resulting chamber confining volatile constituents of said semiconductor wafer to limit sublimation.
Claim 2
Independent Claim
67 words
A method for annealing a compound semiconductor wafer comprising the steps of: forming a chamber over a substantially flat region of said wafer with a cover having a flanged portion coming into intimate contact with a peripheral portion of said wafer; and heating said cover and said wafer being annealed to a predetermined temperature, the resulting chamber confining volatile constituents of said semiconductor wafer to limit sublimation.
Claim 3
Dependent Claim
21 words
The method of claim 1 wherein said cover and said wafer being processed are both formed of a group III arsenide.
Claim 4
Dependent Claim
22 words
The method of claim 1 wherein said cover and said wafer being processed are both formed of the same group III arsenide.
Claim 5
Dependent Claim
19 words
The method of claim 1 wherein said cover and said wafer being processed are both formed of gallium arsenide.
Claim 6
Dependent Claim
21 words
The method of claim 1 wherein said flange and said wafer being processed are in substantially sealing relationship with each other.
Claim 7
Dependent Claim
21 words
The method of claim 2 wherein said flange and said wafer being processed are in substantially sealing relationship with each other.
Claim 8
Dependent Claim
21 words
The method of claim 3 wherein said flange and said wafer being processed are in substantially sealing relationship with each other.
Claim 9
Dependent Claim
21 words
The method of claim 4 wherein said flange and said wafer being processed are in substantially sealing relationship with each other.
Claim 10
Dependent Claim
43 words
The method of claim 1 further including the step of forming a silicon nitride coating over said cover, so that when the flanged portion is brought into contact with said wafer, portions of the chamber overlying said wafer are lined with silicon nitride.
Claim 11
Dependent Claim
43 words
The method of claim 4 further including the step of forming a silicon nitride coating over said cover, so that when the flanged portion is brought into contact with said wafer, portions of the chamber overlying said wafer are lined with silicon nitride.
Claim 12
Dependent Claim
43 words
The method of claim 8 further including the step of forming a silicon nitride coating over said wafer, so that when the flanged portion is brought into contact with said wafer, portions of the chamber overlying said wafer are lined with silicon nitride.
Claim 13
Dependent Claim
69 words
The method of claim 1 further including, prior to the heating step, providing a second semiconductor cover having a flange around the perimeter thereof; providing a second semiconductor wafer being processed; placing the second cover and the second wafer being processed in intimate contact with the flange abutting the wafer being processed; and placing the second wafer being processed over and in intimate contact with the first mentioned cover.
Claim 14
Dependent Claim
69 words
The method of claim 4 further including, prior to the heating step, providing a second semiconductor cover having a flange around the perimeter thereof; providing a second semiconductor wafer being processed; placing the second cover and the second wafer being processed in intimate contact with the flange abutting the wafer being processed; and placing the second wafer being processed over and in intimate contact with the first mentioned cover.
Claim 15
Dependent Claim
69 words
The method of claim 8 further including, prior to the heating step, providing a second semiconductor cover having a flange around the perimeter thereof; providing a second semiconductor wafer being processed; placing the second cover and the second wafer being processed in intimate contact with the flange abutting the wafer being processed; and placing the second wafer being processed over and in intimate contact with the first mentioned cover.
References Cited (Backward Citations)
US4174247A
Cited
US4160682A
Cited
US4312681A
Cited
JPS5748227A
Cited
US4357180A
Cited
US4396437A
Cited
JPS59217334A
Cited
US4544417A
Cited
JPS6050916A
Cited
JPS6088432A
Cited
EP0174010A2
Cited
US4742022A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1992-05-15 | 1992-11-14 | 1993-05-16 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1996-05-15 | 1996-11-14 | 1997-05-16 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2000-05-15 | 2000-11-14 | 2001-05-16 | $7700.00 | Window Closed / Lapsed |