Patent US4814291A successfully refreshed from Google Patents.
US4814291A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of making devices having thin dielectric layers
Assignee: Nokia Bell Labs
•
Filing: 1986-02-25
•
Granted: 1989-03-21
•
Expires: 2006-02-25
Abstract
Abstract Certain devices require a high quality thin (<25 nanometer) dielectric layer formed on a deposited silicon layer. Applications include capacitor dielectrics in dynamic memories and linear devices. In another application, an electrically erasable programmable read only memory (EEPROM) uses an SiO 2 layer between the write gate and the floating gate. The present technique oxidizes amorphous silicon under conditions that suppress grain growth to produce a higher quality oxide than that achieved with conventional furnace oxidation of polysilicon. Rapid thermal oxidation is one method of practicing the technique.
Inventors
- 👤 Sea-Chung Kim
- 👤 Alvaro Maury
- 👤 William H. Stinebaugh, Jr.
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-05 22:23
CPC Classifications
H; H10; H10P; H10P14/00; H10P14/60; H10P14/63; H10P14/6302; H10P14/6304; H10P14/6306; H10P14/6308; Y; Y10; Y10S; Y10S438/00; Y10S438/966
Claims Analysis
Total Claims: 13
Claim 1
Independent Claim
149 words
A method of making a solid state device by steps comprising depositing a layer of silicon and oxidizing a portion of said layer, characterized in that said layer is amorphous silicon including at least 1 weight percent phosphorus, and said oxidizing is accomplished by continually increasing the temperature of the amorphous silicon from less than 600 degrees C. to at least 950 degrees C. in an ambient comprising oxygen during a time period of less than 1 minute to oxidize a surface portion of said layer before the underlying portion of said amorphous silicon is significantly converted to polysilicon, and maintaining said temperature at a maximum value for less than 5 minutes, whereby a smooth layer of silicon dioxide having a thickness of less than 25 nanometers and having an increased electric breakdown field is grown, wherein the underlying portion of said layer of silicon is converted to polysilicon.
Claim 2
Independent Claim
149 words
A method of making a solid state device by steps comprising depositing a layer of silicon and oxidizing a portion of said layer, characterized in that said layer is amorphous silicon including at least 1 weight percent phosphorus, and said oxidizing is accomplished by continually increasing the temperature of the amorphous silicon from less than 600 degrees C. to at least 950 degrees C. in an ambient comprising oxygen during a time period of less than 1 minute to oxidize a surface portion of said layer before the underlying portion of said amorphous silicon is significantly converted to polysilicon, and maintaining said temperature at a maximum value for less than 5 minutes, whereby a smooth layer of silicon dioxide having a thickness of less than 25 nanometers and having an increased electric breakdown field is grown, wherein the underlying portion of said layer of silicon is converted to polysilicon.
Claim 3
Dependent Claim
25 words
The method of claim 1 wherein said amorphous silicon is in the amorphous state as deposited at a temperature of less than 580 degrees C.
Claim 4
Dependent Claim
18 words
The method of claim 1 wherein said amorphous silicon is formed by ion-beam damage of deposited polycrystalline silicon.
Claim 5
Dependent Claim
17 words
The method of claim 1 wherein said conductivity-enhancing dopant is co-deposited with said layer of amorphous silicon.
Claim 6
Dependent Claim
19 words
The method of claim 1 wherein said amorphous silicon includes at least 2 weight percent of a conductivity-enhancing dopant.
Claim 7
Dependent Claim
20 words
The method of claim 1 wherein said layer as oxidized by said oxidizing comprises a dielectric layer of a capacitor.
Claim 8
Dependent Claim
24 words
The method of claim 1 wherein said layer as oxidized by said oxidizing comprising a gate dielectric of an insulated gate field effect transistor.
Claim 9
Dependent Claim
29 words
The method of claim 1 wherein said heating maintains said layer at a maximum temperature in excess of 950 degrees C. for a time of less than 2 minutes.
Claim 10
Dependent Claim
20 words
The method of claim 1 wherein the oxidized portion of said layer has a thickness of at least 3 nanometers.
Claim 11
Dependent Claim
23 words
The method of claim 1 wherein the electric breakdown field of said layer of silicon dioxide is at least 8 megavolts per centimeter.
Claim 12
Dependent Claim
44 words
The method of claim 1 wherein the electric breakdown field of said layer of silicon dioxide is at least 10 percent greater than the electric breakdown field of a layer of silicon dioxide of the same thickness grown on polysilicon under comparable oxidizing conditions.
Claim 13
Dependent Claim
24 words
The method of claim 1 wherein said step of continually increasing the temperature of the amorphous silicon is accomplished by means of a flashlamp.
References Cited (Backward Citations)
US4062747A
Cited
US4229232A
Cited
US4300989A
Cited
US4460417A
Cited
US4441249A
Cited
GB2131407A
Cited
US4494301A
Cited
US4544418A
Cited
US4566913A
Cited
US4585492A
Cited
US4604304A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1992-03-20 | 1992-09-19 | 1993-03-21 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1996-03-20 | 1996-09-19 | 1997-03-21 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2000-03-20 | 2000-09-19 | 2001-03-21 | $7700.00 | Window Closed / Lapsed |