← Back to Patent Explorer
US4585492A Expired / Lapsed US ⏱️ 0.0 years remaining

Rapid thermal annealing of silicon dioxide for reduced hole trapping

Assignee: International Business Machines Corp
•
Filing: 1984-07-30
•
Granted: 1986-04-29
•
Expires: 2004-07-30
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Silicon dioxide insulating films for integrated circuits are provided with enhanced electronic properties, including enhanced dielectric breakdown of MOS insulating layers and reduced trapping of holes by exposing a metal oxide semiconductor wafer including an exposed silicon dioxide layer, in an ambient of flowing oxygen gas, to heating radiation from a halogen lamp for a duration on the order of 100 seconds to achieve annealing temperature on the order of 1000° C. For reduced hole trapping, the ambient gas is oxygen and the annealing temperature is on the order of 1000° C. for a duration on the order of 100 seconds, depending on the oxide thickness. Nitrogen, occurring at the silicon-silicon dioxide interface as a result of previous processing including a long anneal in nitrogen, increases the improvement of the silicon dioxide by the subsequent rapid thermal annealing in oxygen.

Inventors

  • 👤 Zeev A. Weinberg
  • 👤 Donald R. Young

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-28 05:20
CPC Classifications
H; H10; H10D; H10D64/00; H10D64/01; H10D64/013; H10D64/01302; H10D64/01332; H10D64/01336; H10D64/0134; H10D64/01344; H10D64/60; H10D64/66; H10D64/68; H10D64/693; H10P; H10P34/00; H10P34/40; H10P34/42; H10P34/422; Y; Y10; Y10S; Y10S148/00; Y10S148/004; Y10S438/00; Y10S438/91

Claims Analysis

Total Claims: 7
Claim 1
Independent Claim 53 words
A process for enhancing electronic properties in a thin silicon dioxide insulating layer on an integrated circuit wafer characterized by (a) positioning the wafer inside an enclosure; (b) charging said enclosure with flowing oxygen; and (c) quickly heating the wafer by radiation heating to a temperature of approximately 1000 C. for 10-300 seconds.
Claim 2
Dependent Claim 53 words
A process for enhancing electronic properties in a thin silicon dioxide insulating layer on an integrated circuit wafer characterized by (a) positioning the wafer inside an enclosure; (b) charging said enclosure with flowing oxygen; and (c) quickly heating the wafer by radiation heating to a temperature of approximately 1000 C. for 10-300 seconds.
Claim 3
Dependent Claim 57 words
A process for enhancing electronic properties in a thin silicon dioxide insulating layer on an integrated circuit wafer characterized by (a) positioning the wafer inside an enclosure; (b) charging said enclosure with flowing oxygen; and (c) quickly heating the wafer by radiation heating to a temperature of approximately 1000 C for a duration of approximately 100 seconds.
Claim 4
Dependent Claim 57 words
A process for enhancing electronic properties in a thin silicon dioxide insulating layer on an integrated circuit wafer characterized by (a) positioning the wafer inside an enclosure; (b) charging said enclosure with flowing oxygen; and (c) quickly heating the wafer by radiation heating to a temperature of approximately 1000 C for a duration of approximately 100 seconds.
Claim 5
Dependent Claim 45 words
A process for enhancing electronic properties in a thin silicon dioxide insulating layer on an integrated circuit wafer according to claim 2 further characterized by (d) previously treating the wafer in a nitrogen atmosphere so as to provide nitrogen atoms at the silicon-silicon dioxide interface.
Claim 6
Dependent Claim 41 words
A process for enhancing electronic properties in a thin silicon dioxide insulating layer on an integrated circuit wafer according to claim 3 further characterized in that said nitrogen atmosphere pretreatment (d) is a post-oxidation anneal of multiple hours at annealing temperatures.
Claim 7
Dependent Claim 41 words
A process for enhancing electronic properties in a thin silicon dioxide insulating layer on an integrated circuit wafer according to claim 3 further characterized in that said nitrogen atmosphere pretreatment (d) is a post-oxidation anneal of seventeen hours at 1000 C.

References Cited (Backward Citations)

US3615873A Cited
US4431900A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1989-04-28 1989-10-28 1990-04-29 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1993-04-28 1993-10-28 1994-04-29 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1997-04-28 1997-10-28 1998-04-29 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag