Patent US4811075A successfully refreshed from Google Patents.
US4811075A
Expired / Lapsed
US
⏱️ 0.0 years remaining
High voltage MOS transistors
Assignee: Power Integrations Inc
•
Filing: 1987-04-24
•
Granted: 1989-03-07
•
Expires: 2007-04-24
Abstract
Abstract An insulated-gate, field-effect transistor and a double-sided, junction-gate field-effect transistor are connected in series on the same chip to form a high-voltage MOS transistor. An extended drain region is formed on top of a substrate of opposite conductivity-type material. A top layer of material having a conductivity-type opposite that of the extended drain and similar to that of the substrate is provided by ion-implantation through the same mask window as the extended drain region. This top layer covers only an intermediate portion of the extended drain which has ends contacting a silicon dioxide layer thereabove. The top layer is either connected to the substrate or left floating. Current flow through the extended drain region can be controlled by the substrate and the top layer, which act as gates providing field-effects for pinching off the extended drain region therebetween. A complementary pair of such high-voltage MOS transistors having opposite conductivity-type are provided on the same chip.
Inventors
- 👤 Klas H. Eklund
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 19:37
CPC Classifications
H; H10; H10D; H10D62/00; H10D62/10; H10D62/13; H10D62/149; H10D62/151; H10D30/00; H10D30/60; H10D30/601; H10D30/603; H10D62/102; H10D62/103; H10D62/105; H10D62/109; H10D62/111; H10D62/17; H10D62/351; H10D62/357; H10D62/364; H10D62/378; H10D84/00; H10D84/80; H10D84/82; H10D84/83; H10D84/85; H10D84/857; H10D30/611; H10D30/615; H10D62/213; H10D62/221; H10D62/235; H10D62/299; H10D62/307; H10D62/314
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
202 words
A high voltage MOS transistor comprising: a semiconductor substrate of a first conductivity type having a surface a pair of laterally spaced pockets of semiconductor material of a second conductivity type within the substrate and adjoining the substrate surface, a source contact connected to one pocket, a drain contact connected to the other pocket, an extended drain region of the second conductivity type extending laterally each way from the drain contact pocket to surface-adjoining positions, a surface adjoining layer of material of the first conductivity type on top of an intermediate portion of the extended drain region between the drain contact pocket and the surface-adjoining positions, said top layer of material and said substrate being subject to application of a reverse-bias voltage, an insulating layer on the surface of the substrate and covering at least that portion between the source contact pocket and the nearest surface-adjoining position of the extended drain region, and a gate electrode on the insulating layer and electrically isolated from the substrate region thereunder which forms a channel laterally between the source contact pocket and the nearest surface-adjoining position of the extended drain region, said gate electrode controlling by field-effect the flow of current thereunder through the channel.
Claim 2
Dependent Claim
202 words
A high voltage MOS transistor comprising: a semiconductor substrate of a first conductivity type having a surface a pair of laterally spaced pockets of semiconductor material of a second conductivity type within the substrate and adjoining the substrate surface, a source contact connected to one pocket, a drain contact connected to the other pocket, an extended drain region of the second conductivity type extending laterally each way from the drain contact pocket to surface-adjoining positions, a surface adjoining layer of material of the first conductivity type on top of an intermediate portion of the extended drain region between the drain contact pocket and the surface-adjoining positions, said top layer of material and said substrate being subject to application of a reverse-bias voltage, an insulating layer on the surface of the substrate and covering at least that portion between the source contact pocket and the nearest surface-adjoining position of the extended drain region, and a gate electrode on the insulating layer and electrically isolated from the substrate region thereunder which forms a channel laterally between the source contact pocket and the nearest surface-adjoining position of the extended drain region, said gate electrode controlling by field-effect the flow of current thereunder through the channel.
Claim 3
Dependent Claim
19 words
The high-voltage MOS transistor of claim 1 wherein, said top layer has a depth of one micron or less.
Claim 4
Dependent Claim
28 words
The high-voltage MOS transistor of claim 1 wherein, said top layer has a doping density higher than 5×10 16 /cm 3 so that the mobility starts to degrade.
Claim 5
Dependent Claim
38 words
The high voltage MOS transistor of claim 1 having one channel conductivity type in combination with a complementary high voltage MOS transistor of an opposite channel conductivity type combined on the same chip and isolated from each other.
Claim 6
Dependent Claim
20 words
The high voltage MOS transistor of claim 1 combined on the same chip with a low voltage CMOS implemented device.
Claim 7
Dependent Claim
30 words
The combination of claim 5 further including, a complementary high voltage MOS transistor, and a complementary low voltage CMOS implemented device on the same chip and isolated from each other.
Claim 8
Dependent Claim
262 words
A high voltage MOS transistor comprising: a semiconductor substrate of a first conductivity type having a surface, a pair of laterally spaced pockets of semiconductor material of a second conductivity type within the substrate and adjoining the substrate surface, a source contact connected to one pocket, an extended source region of the second conductivity type extending laterally each way from the source contact pocket to surface-adjoining positions, a surface adjoining layer of material of the first conductivity type on top of an intermediate portion of the extended source region between the surface-adjoining positions, said top layer and said substrate being subject to application of a reverse-bias voltage, a drain contact connected to the other pocket, an extended drain region of the second conductivity type extending laterally each way from the drain contact pocket to surface-adjoining positions, a surface adjoining layer of material of the first conductivity type on top of an intermediate portion of the extended drain region between the drain contact pocket and the surface-adjoining positions, said top layer of material and said substrate being subject to application of a reverse-bias voltage, an insulating layer on the surface of the substrate and covering at least that portion between the nearest surface-adjoining positions of the extended source region and the extended drain region, and a gate electrode on the insulating layer and electrically isolated from the substrate region thereunder which forms a channel laterally between the nearest surface-adjoining positions of the extended source region and the extended drain region, said gate electrode controlling by field-effect the current flow thereunder through the channel.
Claim 9
Dependent Claim
262 words
A high voltage MOS transistor comprising: a semiconductor substrate of a first conductivity type having a surface, a pair of laterally spaced pockets of semiconductor material of a second conductivity type within the substrate and adjoining the substrate surface, a source contact connected to one pocket, an extended source region of the second conductivity type extending laterally each way from the source contact pocket to surface-adjoining positions, a surface adjoining layer of material of the first conductivity type on top of an intermediate portion of the extended source region between the surface-adjoining positions, said top layer and said substrate being subject to application of a reverse-bias voltage, a drain contact connected to the other pocket, an extended drain region of the second conductivity type extending laterally each way from the drain contact pocket to surface-adjoining positions, a surface adjoining layer of material of the first conductivity type on top of an intermediate portion of the extended drain region between the drain contact pocket and the surface-adjoining positions, said top layer of material and said substrate being subject to application of a reverse-bias voltage, an insulating layer on the surface of the substrate and covering at least that portion between the nearest surface-adjoining positions of the extended source region and the extended drain region, and a gate electrode on the insulating layer and electrically isolated from the substrate region thereunder which forms a channel laterally between the nearest surface-adjoining positions of the extended source region and the extended drain region, said gate electrode controlling by field-effect the current flow thereunder through the channel.
References Cited (Backward Citations)
US4626879A
Cited
US4628341A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1992-03-06 | 1992-09-05 | 1993-03-07 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1996-03-06 | 1996-09-05 | 1997-03-07 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2000-03-06 | 2000-09-05 | 2001-03-07 | $7700.00 | Window Closed / Lapsed |