Patent US4806878A successfully refreshed from Google Patents.
US4806878A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Phase comparator lock detect circuit and a synthesizer using same
Assignee: Plessey Semiconductors Ltd
•
Filing: 1986-09-18
•
Granted: 1989-02-21
•
Expires: 2006-09-18
Abstract
Abstract A lock detect circuit (FIG. 3) for use in a synthesiser of the type comprising a phase comparator (5), a reference frequency source (11, 13, 15) a variable frequency oscillator (1), a variable divider (3) and a loop amplifier (7). The circuit includes logic gates (31, 33, . . . 41) to monitor the frequency `up` and frequency `down` error signals (C U , C D ) produced by the comparator (5) and provides an `in-lock` indication (S) when frequency `up` or frequency `down` signals exclusively are detected in a predetermined period ( D ). Accordingly this circuit may comprise a variable delay (31) an inverter (33) an AND-gate (35) and an OR-gate (39) for generating a comparison signal: f'.sub.E =F.sub.N ·C.sub.D +C.sub.U where f N is the signal from the inverter time delay pair derived from the divider output. This signal is fed to a series of flip-flops (37) clocked by the frequency down signal. The outputs (Q) of the flip-flops (37) are referred to a second AND-gate (41) to generate the `in-lock` signal (S). To accommodate under critical damping a latch (43) may be provided at the signal output. Alternatively two such circuits, one with reversed input connections may be used in tandem to provide both positive to negative detect windows.
Inventors
- 👤 Nicholas P. Cowley
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 17:20
CPC Classifications
H; H03; H03L; H03L7/00; H03L7/06; H03L7/08; H03L7/085; H03L7/095; H03L7/089; Y; Y10; Y10S; Y10S331/00; Y10S331/02
Claims Analysis
Total Claims: 11
Claim 1
Independent Claim
137 words
A phase comparator lock detect circuit for use in a digital phase-lock-loop synthesiser of the kind which comprises: a phase comparator, responsive to a reference frequency signal and to a divided down signal from a variable divider and a variable frequency oscillator, for providing frequency `up` and frequency `down` error signals; and, a loop amplifier responsive to said error signals and by which means a control signal is fed to the variable frequency oscillator to control the frequency thereof; said lock detect circuit having a plurality of logic gates responsive to the frequency `up` and frequency `down` error signals during a predetermined period that is derived in dependence upon the divided down signal, the gates being arranged for generating an `in-lock` indication signal when frequency `up` or frequency `down` signals exclusively are detected for said predetermined period.
Claim 2
Dependent Claim
137 words
A phase comparator lock detect circuit for use in a digital phase-lock-loop synthesiser of the kind which comprises: a phase comparator, responsive to a reference frequency signal and to a divided down signal from a variable divider and a variable frequency oscillator, for providing frequency `up` and frequency `down` error signals; and, a loop amplifier responsive to said error signals and by which means a control signal is fed to the variable frequency oscillator to control the frequency thereof; said lock detect circuit having a plurality of logic gates responsive to the frequency `up` and frequency `down` error signals during a predetermined period that is derived in dependence upon the divided down signal, the gates being arranged for generating an `in-lock` indication signal when frequency `up` or frequency `down` signals exclusively are detected for said predetermined period.
Claim 3
Dependent Claim
156 words
A circuit, as claimed in claim 1, comprising: first logic means for deriving a comparison signal from the divided down signal and from the frequency `up` and frequency `down` error signals, said comparison signal having a form f E given by: f'.sub.E =f'.sub.N.C.sub.1 +C.sub.2 ; f'.sub.N (t)=f.sub.N (t-τD) where f N represents the divided down signal, f' N represents said divided down signal after a time delay τ D - a derived signal, C 1 corresponds to one of the frequency `up` and frequency `down` error signals and C 2 corresponds to the other one of the frequency `up` and frequency `down` error signals; and, second logic means, responsive to said first logic means and to said one of the frequency `up` and frequency `down` error signals, to compare a plurality of time consecutive samples of said comparison signal to derive thereby an `in-lock` indication signal when frequency `up` or frequency `down` signals exclusively are present.
Claim 4
Dependent Claim
97 words
A circuit, as claimed in claim 2, comprising: delay and invert means to invert and apply a selected time delay to the divided down signal; a first AND-gate connected to the output of the delay and invert means; an OR-gate connected to the output of said first AND-gate; a plurality of flip-flops connected in series, the clock inputs of these being connected in common, the reset inputs of these being connected to the output of the OR-gate; and, a second AND-gate connected to the output of each flip-flop to provide at its output the `in-lock` indication signal.
Claim 5
Dependent Claim
18 words
A circuit, as claimed in claim 1, together with a latch connected to the output of the circuit.
Claim 6
Dependent Claim
50 words
A combination of two circuits, each a circuit, as claimed in claim 3, the respective OR-gate of each circuit being connected at input to the respective first AND-gates and clock inputs of the flip-flops of the other circuit, said combination serving thus to provide both positive and negative window detection.
Claim 7
Dependent Claim
165 words
A digital phase-lock-loop synthesiser comprising; a source of reference frequency; a variable frequency oscillator; a variable divider responsive to said variable frequency oscillator; a comparator, connected to the source and to the variable divider to provide frequency `up` and frequency `down` error signals in response to the reference frequency signal and a divided down signal from the variable divider; and, a loop amplifier responsive to the frequency `up` and frequency `down` error signals and by which means a control signal is fed to said variable frequency oscillator to control the frequency thereof; said synthesiser having a lock detect circuit comprising: a plurality of logic gates responsive to the frequency `up` and frequency `down` error signals during a predetermined period that is derived in dependence upon the divided down signal fed to the phase comparator from the variable divider, said plurality of logic gates being arranged for generating an `in-lock` indication signal when frequency `up` or frequency `down` signals exclusively are detected for said predetermined period.
Claim 8
Dependent Claim
165 words
A digital phase-lock-loop synthesiser comprising; a source of reference frequency; a variable frequency oscillator; a variable divider responsive to said variable frequency oscillator; a comparator, connected to the source and to the variable divider to provide frequency `up` and frequency `down` error signals in response to the reference frequency signal and a divided down signal from the variable divider; and, a loop amplifier responsive to the frequency `up` and frequency `down` error signals and by which means a control signal is fed to said variable frequency oscillator to control the frequency thereof; said synthesiser having a lock detect circuit comprising: a plurality of logic gates responsive to the frequency `up` and frequency `down` error signals during a predetermined period that is derived in dependence upon the divided down signal fed to the phase comparator from the variable divider, said plurality of logic gates being arranged for generating an `in-lock` indication signal when frequency `up` or frequency `down` signals exclusively are detected for said predetermined period.
Claim 9
Dependent Claim
160 words
A synthesiser, as claimed in claim 6, wherein the lock detect circuit comprises: first logic means for deriving a comparison signal from the divided down signal and from the frequency `up` and frequency `down` error signals, said comparison signal having a form f' E given by: f'.sub.E =f.sub.N.C.sub.1 +C.sub.2 ; f.sub.N (t)=f.sub.N (t-τD), where f N represents the divided down signal, f' N represents said divided down signal after a time delay τ D --a derived signal, C 1 corresponds to one of the frequency `up` and frequency `down` error signals, and, C 2 corresponds to the other one of the frequency `up` and frequency `down` error signals: and, second logic means, responsive to said first logic means and to said one of the frequency `up` and frequency `down` error signals, to compare a plurality of time consecutive samples of said comparison signal to derive thereby an `in-lock` indication signal when frequency `up` or frequency `down` signals exclusively are present.
Claim 10
Dependent Claim
27 words
A synthesiser, as claimed in claim 7, wherein C 1 corresponds to the frequency `down` error signal and C 2 corresponds to the frequency `up` error signal.
Claim 11
Dependent Claim
102 words
A synthesiser, as claimed in claim 8, wherein the lock detect circuit comprises: delay and invert means to invert and apply a selected time delay to the derived frequency signal; a first AND-gate connected to the output of the delay and invert means; an OR-gate connected to the output of said first AND-gate; a plurality of flip-flops connected in series, the clock inputs of these being connected in common, the reset inputs of these being connected to the output of the OR-gate; and, a second AND-gate connected to the output of each flip-flop, to provide at its output an `in-lock` indication signal.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1992-02-21 | 1992-08-22 | 1993-02-21 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1996-02-21 | 1996-08-22 | 1997-02-21 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2000-02-21 | 2000-08-22 | 2001-02-21 | $7700.00 | Window Closed / Lapsed |