← Back to Patent Explorer
US4791072A Expired / Lapsed US ⏱️ 0.0 years remaining

Method for making a complementary device containing MODFET

Assignee: Nokia Bell Labs
•
Filing: 1987-04-07
•
Granted: 1988-12-13
•
Expires: 2007-04-07
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Complementary structure implemented in Group III-V compound semiconductors is obtained by using an n-channel field effect transistor and a p-channel MODFET.

Inventors

  • 👤 Richard A. Kiehl

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-06 06:17
CPC Classifications
H; H10; H10D; H10D84/00; H10D84/80; H10D84/82; H10D84/01; H10D84/02; H10D84/05

Claims Analysis

Total Claims: 18
Claim 1
Independent Claim 175 words
A method for making a device comprising a complementary structure, said structure comprising an n-channel field effect transistor and a p-channel MODFET on a common substrate, said method comprising (i) a sequence of steps comprising semiconductor layer formation on said substrate, resulting in superposed n-channel field effect transistor and p-channel MODFET layer structures, (ii) a step comprising removal of selected portions of the last-deposited semiconductor layer so as to result in adjacent at least one first surface region and at least one second surface region, said first surface region being an n-channel field effect transistor region and said second surface region being a p-channel MODFET transistor region, and (iii) a step comprising the deposition of respective first and second source, gate, and drain contacts on said first surface region and on said second surface region, and interconnection of at least one of said first contacts to at least one of said second contacts, said method being characterized in that said sequence of steps comprises all the steps of semiconductor layer formation in making said device.
Claim 2
Independent Claim 175 words
A method for making a device comprising a complementary structure, said structure comprising an n-channel field effect transistor and a p-channel MODFET on a common substrate, said method comprising (i) a sequence of steps comprising semiconductor layer formation on said substrate, resulting in superposed n-channel field effect transistor and p-channel MODFET layer structures, (ii) a step comprising removal of selected portions of the last-deposited semiconductor layer so as to result in adjacent at least one first surface region and at least one second surface region, said first surface region being an n-channel field effect transistor region and said second surface region being a p-channel MODFET transistor region, and (iii) a step comprising the deposition of respective first and second source, gate, and drain contacts on said first surface region and on said second surface region, and interconnection of at least one of said first contacts to at least one of said second contacts, said method being characterized in that said sequence of steps comprises all the steps of semiconductor layer formation in making said device.
Claim 3
Dependent Claim 17 words
The method of claim 1 in which said n-channel field effect transistor is made as a MESFET.
Claim 4
Dependent Claim 33 words
The method of claim 2 in which making said MESFET comprises depositing, in sequence, a first layer having intrinsic conductivity, a second layer having p-type conductivity, and a third layer having n-type conductivity.
Claim 5
Dependent Claim 33 words
The method of claim 2 in which making said MESFET comprises depositing, in sequence, a first layer having p-type conductivity, a second layer having intrinsic conductivity, and a third layer having n-type conductivity.
Claim 6
Dependent Claim 49 words
The method of claim 1 in which making said p-channel MODFET comprises depositing a first layer having intrinsic conductivity and a first bandgap, and a second layer adjacent to said first layer and having p-type conductivity and a second bandgap, said first bandgap being less than said second bandgap.
Claim 7
Dependent Claim 35 words
The method of claim 5 in which making said device further comprises a step of forming a recess in said first layer, whereby said n-channel transistor and said p-channel MODFET are spaced from each other.
Claim 8
Dependent Claim 16 words
The method of claim 1 comprising a step of connecting said drain electrodes to each other.
Claim 9
Dependent Claim 15 words
The method of claim 1 in which said n-channel transistor is made as a MODFET.
Claim 10
Dependent Claim 48 words
The method of claim 8 in which making said n-channel MODFET comprises depositing a first layer having intrinsic conductivity and a first bandgap, and a second layer on said first layer and having n-type conductivity and a second bandgap, said first bandgap being less than said second bandgap.
Claim 11
Dependent Claim 19 words
The method of claim 9 in which said first layer is deposited prior to deposition of said third layer.
Claim 12
Dependent Claim 19 words
The method of claim 9 in which said second layer is deposited prior to deposition of said first layer.
Claim 13
Dependent Claim 21 words
The method of claim 9, further comprising depositing a third layer having intrinsic conductivity and a fourth layer having p-type conductivity.
Claim 14
Dependent Claim 15 words
The method of claim 12 said third layer being deposited adjacent to said second layer.
Claim 15
Dependent Claim 17 words
The method of claim 12 in which said fourth layer is deposited adjacent to said first layer.
Claim 16
Dependent Claim 25 words
The method of claim 5 in which making said MODFET further comprises depositing an n-type layer, said n-type layer being deposited directly on said substrate.
Claim 17
Dependent Claim 30 words
The method of claim 1 in which the material of said substrate and said layers is selected from the group consisting of Group IV, Group II-VI, and Group III-V semiconductors.
Claim 18
Dependent Claim 35 words
The method of claim 16 in which said Group III-V compound is selected to comprise Al x Ga 1-x As, x being greater than or equal to 0 and less than or equal to 1.

References Cited (Backward Citations)

US4163237A Cited
DE2913068A1 Cited
US4424525A Cited
JPS56160196A Cited
US4450462A Cited
JPS5848468A Cited
US4471367A Cited
US4538165A Cited
US4688061A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1991-12-13 1992-06-13 1992-12-13 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1995-12-13 1996-06-13 1996-12-13 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1999-12-13 2000-06-13 2000-12-13 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag