Claims Analysis
Total Claims: 4
Claim 1
Independent Claim
185 words
A decoder circuit connected to a variable power supply source to receive a variable power supply voltage having one of first and second power supply voltage levels selectively, for decoding address signals and providing a selection signal of said first or second power supply voltage level respectively, said decoder circuit comprising: a decoding logic gate, for decoding the address signals supplied to said decoding logic gate and having an output to provide a decoded signal, said decoding logic gate having a constant current load with comprises a depletion transistor having a gate, a source connected to said gate, and providing an output therefrom, and a drain connected to said variable power supply source; said decoding logic gate further including a plurality of input transistors, connected in series to said constant current load for receiving said address signals, such that said series connected input transistors form a NAND gate; and an output circuit, connected to said variable power supply source and to said output of said decoding logic gate for receiving said decoded signal, and for providing said selection signal in response to said decoded signal.
Claim 2
Dependent Claim
185 words
A decoder circuit connected to a variable power supply source to receive a variable power supply voltage having one of first and second power supply voltage levels selectively, for decoding address signals and providing a selection signal of said first or second power supply voltage level respectively, said decoder circuit comprising: a decoding logic gate, for decoding the address signals supplied to said decoding logic gate and having an output to provide a decoded signal, said decoding logic gate having a constant current load with comprises a depletion transistor having a gate, a source connected to said gate, and providing an output therefrom, and a drain connected to said variable power supply source; said decoding logic gate further including a plurality of input transistors, connected in series to said constant current load for receiving said address signals, such that said series connected input transistors form a NAND gate; and an output circuit, connected to said variable power supply source and to said output of said decoding logic gate for receiving said decoded signal, and for providing said selection signal in response to said decoded signal.
Claim 3
Dependent Claim
14 words
A decoder circuit according to claim 1, wherein said output circuit comprises an inverter.
Claim 4
Dependent Claim
126 words
A decoder circuit according to claim 2, wherein said inverter is a CMOS (Complimentary Metal Oxide Semiconductor) inverter comprising a p channel type transistor and an n channel type transistor connected in series such that the source of the p channel type transistor is connected to the drain of said n channel type transistor for providing an output of said selection signal therefrom, and wherein the drain of the p channel type transistor is connected to said variable power supply voltage and the source of the n channel type transistor is connected to earth potential, each of said p channel and n channel type transistors having a commonly connected gate which is connected to the output of said decoding logic gate to receive said decoded signal.