US4774202A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Memory device with interconnected polysilicon layers and method for making
Assignee: Allegro Microsystems LLC
•
Filing: 1987-07-31
•
Granted: 1988-09-27
•
Expires: 2007-07-31
Abstract
Abstract A memory device, based upon a field effect transistor having a floating gate is constructed for use in a silicon integrated circuit array of similar memory devices. The memory device includes only two polysilicon layers, a portion of each polysilicon layer being connected to each other through a via hole in an intervening silicon dioxide layer to form the floating gate.
Inventors
- 👤 David S. Pan
- 👤 Kanak C. Sarma
- 👤 Mark A. Halfacre
- 👤 Alexander H. Owens
- 👤 Brian K. Rosier
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 18:12
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/60; H10D30/68; H10D30/681; H10D30/683; H10W; H10W20/00; H10W20/40; H10W20/41; H10W20/44; H10W20/4451
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
186 words
A method for making a semicondcutor memory device of the kind having a floating-gate that may be electrically charged and electrically discharged comprising: forming first and second co-level conductive polysilicon patches adjacent to and spaced from a semiconductor silicon substrate using one polysilicon deposition step; simultaneously texturing the outer surfaces of said first and second polysilicon patches and producing in one step a contiguous unfurled insulative layer over said outer textured surfaces; making a hole in said contiguous insulative layer to expose a region of said textured surface of said second polysilicon patch; and forming third and fourth co-level conductive polysilicon patches on said contiguous unfurled insulative layer using another polysilicon deposition step with said third polysilicon patch overlying said first polysilicon patch and extending over said region of said second polysilicon patch to contact said second polysilicon patch through said hole, said contacting-second and third polysilicon patches forming said floating gate, and with said fourth polysilicon patch overlying another region of said second polysilicon patch so that said first and fourth patches may function, respectively, as charging and discharging electrodes relative to said floating gate.
Claim 2
Independent Claim
186 words
A method for making a semicondcutor memory device of the kind having a floating-gate that may be electrically charged and electrically discharged comprising: forming first and second co-level conductive polysilicon patches adjacent to and spaced from a semiconductor silicon substrate using one polysilicon deposition step; simultaneously texturing the outer surfaces of said first and second polysilicon patches and producing in one step a contiguous unfurled insulative layer over said outer textured surfaces; making a hole in said contiguous insulative layer to expose a region of said textured surface of said second polysilicon patch; and forming third and fourth co-level conductive polysilicon patches on said contiguous unfurled insulative layer using another polysilicon deposition step with said third polysilicon patch overlying said first polysilicon patch and extending over said region of said second polysilicon patch to contact said second polysilicon patch through said hole, said contacting-second and third polysilicon patches forming said floating gate, and with said fourth polysilicon patch overlying another region of said second polysilicon patch so that said first and fourth patches may function, respectively, as charging and discharging electrodes relative to said floating gate.
Claim 3
Dependent Claim
54 words
The method of claim 1 wherein said forming said first and second polysilicon patches is accomplished by forming an initial insulative layer on a surface of said substrate, depositing an initial polysilicon layer on said initial insulative layer and removing portions of said initial polysilicon layer to leave said first and second polysilicon patches.
Claim 4
Dependent Claim
29 words
The method of claim 1 wherein said texturing is accomplished by oxidizing said outer surfaces of said first and second polysilicon patches at a temperature of about 1000° C.
Claim 5
Dependent Claim
44 words
The method of claim 2 wherein said forming said third and fourth polysilicon patches is accomplished by depositing a subsequent polysilicon layer on said contiguous unfurled insulative layer and removing portions of said subsequent polysilicon layer to leave said third and fourth polysilicon patches.
Claim 6
Dependent Claim
62 words
The method of claim 4 wherein said semiconductor substrate is of one conductivity type and additionally comprising doping two spaced-apart regions at said substrate surface with impurities of the opposite conductivity type to form the source and drain of an MOS transistor, a space between said source and drain underlying said second patch to serve as a field effect memory transistor channel.
Claim 7
Dependent Claim
118 words
The method of claim 5 additionally comprising after said forming said first, second, third and fourth polysilicon patches, growing by a standard oxidation step a contiguous silicon dioxide layer overlying the entirety of said substrate surface; making a hole through said silicon dioxide layer to said drain; depositing over said silicon dioxide layer a blanket metal film; and removing portions of said metal film to form one metal strip contacting said drain extending across said memory device so that when said device is formed simultaneously in an array with other similar memory devices, each row of said memory devices being identical, then each said row has a conductive metal bit line connecting all the drains in said row.
Claim 8
Dependent Claim
99 words
The method of claim 6 additionally comprising making another hole through said silicon dioxide layer extending further through said contiguous insulative layer to said first patch and wherein said removing portions of said metal film is additionally to form another metal strip extending across said memory device parallel to said one metal strip and contacting said first polysilicon patch through said another hole so that when said device is formed simultaneously in an array with identical memory devices, each row of said memory devices has a conductive metal program line connecting all the first polysilicon patches in said row.
Claim 9
Dependent Claim
78 words
The method of claim 6 wherein said removing portions of said subsequent polysilicon layer is further to leave said fourth polysilicon patch extending across said device in a direction perpendicular to that of said one metal strip so that when said device is formed simultaneously in an array of similar memory devices, each column of said memory devices being identical, then each said column has a conductive polysilicon word/erase line connecting all fourth polysilicon patches in said column.
References Cited (Backward Citations)
US4099196A
Cited
US4274012A
Cited
US4300212A
Cited
US4314265A
Cited
US4486769A
Cited
US4373249A
Cited
US4495693A
Cited
GB2092826A
Cited
US4554729A
Cited
US4590665A
Cited
JPS61225872A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1991-09-27 | 1992-03-28 | 1992-09-27 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1995-09-27 | 1996-03-28 | 1996-09-27 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1999-09-27 | 2000-03-28 | 2000-09-27 | $7700.00 | Window Closed / Lapsed |