Patent US4739237A successfully refreshed from Google Patents.
US4739237A
Expired / Lapsed
US
⏱️ 0.0 years remaining
PLL motor controller
Assignee: Toshiba Corp
•
Filing: 1986-08-13
•
Granted: 1988-04-19
•
Expires: 2006-08-13
Abstract
Abstract A PLL motor controller in accordance with the present invention comprises a driving system for driving a motor, a reference frequency generator for generating pulses with reference frequency that corresponds to the speed of motor rotation to be set, a counter which is run freely at the reference frequency from the reference frequency generator, a pulse generator for generating sampling pulses with a timing that responds to the actual rotation speed of the motor based on the pickup signal from the driving system, a latch circuit for latching a digital information in the counter at the timing of sending the sampling pulses from the pulse generator, and a D/A converter for analog-converting the digital information in the counter that is latched and for supplying the result to the driving system. The driving system is constructed so as to drive the motor to be rotated with a set speed of rotation according to the error signal from the D/A converter.
Inventors
- 👤 Shuichiro Maruta
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-01 14:36
CPC Classifications
H; H02; H02P; H02P23/00; H02P23/18; H02P23/186
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
217 words
A PLL motor controller for controlling a motor to a predetermined speed of rotation, comprising: (a) a driving system for driving the motor; (b) a reference frequency generator for generating pulses with reference frequency that corresponds to the predetermined speed of motor rotation; (c) a counter which is run freely at the reference frequency from said reference frequency generator; (d) a pulse generator for generating sampling pulses with a timing that responds to the actual rotation speed of the motor according to the pickup signal from said driving system; (e) a latch circuit for latching the digital information in said counter at the sending timing of said sampling pulse from said pulse generator; and (f) a D/A converter for supplying said digital information in said latched counter to said driving system as a phase error signal by analog-converting the information, wherein (g) said driving system is constructed for driving the motor so as to rotate the motor at the predetermined speed of rotation, according to the error signal from said D/A converter; and said counter comprises a plurality of stages of T flip-flops, said pulse generator comprising a plurality of stages of D flip-flops, said latch circuit comprising a plurality of stages of D flip-flops, and said D/A converter comprising a plurality of stages of ladder resistors.
Claim 2
Dependent Claim
217 words
A PLL motor controller for controlling a motor to a predetermined speed of rotation, comprising: (a) a driving system for driving the motor; (b) a reference frequency generator for generating pulses with reference frequency that corresponds to the predetermined speed of motor rotation; (c) a counter which is run freely at the reference frequency from said reference frequency generator; (d) a pulse generator for generating sampling pulses with a timing that responds to the actual rotation speed of the motor according to the pickup signal from said driving system; (e) a latch circuit for latching the digital information in said counter at the sending timing of said sampling pulse from said pulse generator; and (f) a D/A converter for supplying said digital information in said latched counter to said driving system as a phase error signal by analog-converting the information, wherein (g) said driving system is constructed for driving the motor so as to rotate the motor at the predetermined speed of rotation, according to the error signal from said D/A converter; and said counter comprises a plurality of stages of T flip-flops, said pulse generator comprising a plurality of stages of D flip-flops, said latch circuit comprising a plurality of stages of D flip-flops, and said D/A converter comprising a plurality of stages of ladder resistors.
Claim 3
Dependent Claim
76 words
A PLL motor controller as claimed in claim 1, in which the phase difference signal that is supplied from said D/A converter is a DC voltage signal that corresponds to the difference in the phases of the reference frequency pulse and the sampling pulse from said pulse generator, for a range of phase from a delay of -π to a lead of +π with the reference frequency pulse from said reference frequency generator as the center.
Claim 4
Dependent Claim
198 words
A motor rotation speed controlling system in a PLL motor controller which has a driving system for driving a motor so as to be rotated with a set speed of rotation, comprising: (a) a reference frequency generator for generating pulses with reference frequency that corresponds to the speed of motor rotation to be set; (b) a counter which is run freely at the reference frequency from said reference frequency generator; (c) a pulse generator for generating sampling pulses with a timing that responds to the actual rotation speed of the motor according to the pickup signal from the driving system; (d) a latch circuit for latching the digital information in said counter with sending timing of the sampling pulses from said pulse generator; and (e) a D/A converter for analog-converting the digital information in said counter that is latched, and for supplying the result to the driving system as a phase error signal; wherein said counter comprises a plurality of stages of T flip-flops, said pulse generator comprising a plurality of stages of D flip-flops, said latch circuit comprising a plurality of stages of D flip-flops, and said D/A converter comprising a plurality of stages of ladder resistors.
Claim 5
Dependent Claim
198 words
A motor rotation speed controlling system in a PLL motor controller which has a driving system for driving a motor so as to be rotated with a set speed of rotation, comprising: (a) a reference frequency generator for generating pulses with reference frequency that corresponds to the speed of motor rotation to be set; (b) a counter which is run freely at the reference frequency from said reference frequency generator; (c) a pulse generator for generating sampling pulses with a timing that responds to the actual rotation speed of the motor according to the pickup signal from the driving system; (d) a latch circuit for latching the digital information in said counter with sending timing of the sampling pulses from said pulse generator; and (e) a D/A converter for analog-converting the digital information in said counter that is latched, and for supplying the result to the driving system as a phase error signal; wherein said counter comprises a plurality of stages of T flip-flops, said pulse generator comprising a plurality of stages of D flip-flops, said latch circuit comprising a plurality of stages of D flip-flops, and said D/A converter comprising a plurality of stages of ladder resistors.
Claim 6
Dependent Claim
75 words
A PLL motor controller as claimed in claim 3, in which the phase difference signal that is supplied from said D/A converter is a DC voltage signal that corresponds to the difference in phases of the reference frequency pulse and the sampling pulse from said pulse generator, for a range of phase from a delay of -π to a lead of +π with the reference frequency pulse from said reference frequency generator as the center.
Claim 7
Dependent Claim
156 words
A phase-locked loop, comprising: (a) a pulse generator for generating a sampling pulse that serves as a comparative input signal; (b) a reference frequency generator for generating pulses with reference frequency; (c) a counter which is run freely at the reference frequency from said reference frequency generator; (d) a latch circuit for latching a digital information in the counter with a sending timing of the sampling pulses, when the sampling pulse is in a condition which is pulled in to the input signal with the reference frequency; and (e) a D/A converter for analog-converting the digital information in the latched counter to supply the digital information as a phase error signal; wherein said counter comprises a plurality of stages of T flip-flops, said pulse generator comprising a plurality of stages of D flip-flops, said latch circuit comprising a plurality of stages of D flip-flops, and said D/A converter comprising a plurality of stages of ladder resistors.
Claim 8
Dependent Claim
156 words
A phase-locked loop, comprising: (a) a pulse generator for generating a sampling pulse that serves as a comparative input signal; (b) a reference frequency generator for generating pulses with reference frequency; (c) a counter which is run freely at the reference frequency from said reference frequency generator; (d) a latch circuit for latching a digital information in the counter with a sending timing of the sampling pulses, when the sampling pulse is in a condition which is pulled in to the input signal with the reference frequency; and (e) a D/A converter for analog-converting the digital information in the latched counter to supply the digital information as a phase error signal; wherein said counter comprises a plurality of stages of T flip-flops, said pulse generator comprising a plurality of stages of D flip-flops, said latch circuit comprising a plurality of stages of D flip-flops, and said D/A converter comprising a plurality of stages of ladder resistors.
Claim 9
Dependent Claim
75 words
A phase-locked loop as claimed in claim 5, in which the phase difference signal that is supplied from said D/A converter is a DC voltage signal that corresponds to the difference in the phases of the reference frequency pulse and the sampling pulse from said pulse generator, for a range of phase from a delay of -π to a lead of +π with the reference frequency pulse from said reference frequency generator as the center.
References Cited (Backward Citations)
US4002962A
Cited
US3989931A
Cited
US4278925A
Cited
EP0104931A2
Cited
US4500822A
Cited
EP0118783A1
Cited
US4543516A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1991-04-19 | 1991-10-19 | 1992-04-19 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1995-04-19 | 1995-10-19 | 1996-04-19 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1999-04-19 | 1999-10-19 | 2000-04-19 | $7700.00 | Window Closed / Lapsed |