Patent US4725950A successfully refreshed from Google Patents.
US4725950A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Marine seismic signal processor with D.C. offset compensation method
Assignee: Syntron Inc
•
Filing: 1985-06-19
•
Granted: 1988-02-16
•
Expires: 2005-06-19
Abstract
Abstract A processor responsive to multiple AC analog signals has individual sampling circuits to sample and hold each AC analog signal in DC form. After the DC signals are multiplexed, a single error correction circuit calculates correction voltages individualized for each sampling circuit and sums them with the DC signals. An instantaneous floating point amplifier amplifies each signal in 12 db increments up to a preselected limit, and then a second sampling circuit holds the amplified signal before an analog-to-digital converter generates a digital signal representative of the amplified signal.
Inventors
- 👤 Theodore E. Woods
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 21:24
CPC Classifications
H; H03; H03G; H03G3/00; H03G3/20; H03G3/30; H03G3/3005; H03G3/3026; G; G01; G01V; G01V1/00; G01V1/24; G01V1/245
Claims Analysis
Total Claims: 18
Claim 1
Independent Claim
363 words
In a data acquisition module of a digital marine seismic system, an analog signal processor for amplifying analog signals received from hydrophones to a level below a preselected limit and for generating digitized signals representative of said analog signals, said processor comprising: a separate sampling circuit for generating a sampled signal for each analog signal, each of said sampling circuits including: an operational amplifier having a negative input, a positive input and an output; first and second switches, each of said switches being substantially identical; and first and second capacitors, each of said capacitors being substantially identical; said first switch and said first capacitor being connected to said positive input, and said second switch and said second capacitor being connected in parallel across said negative input and said output; a multiplexer conductively coupled to receive each of said sampled signals for multiplexing said sampled signals; a microprocessor controlled digital correction circuit conductively coupled to said multiplexer to receive each of said sampled signals and for generating for each of said sampled signals and its respective sampling circuit an error correction voltage representative of an average combined DC offset voltage error and a sampling switch parasitic voltage error, and for summing the negative of said error correction voltage with said sampled signal to generate a corrected sampled signal; a two-stage floating point amplifier conductively coupled to receive each of said corrected sampled signals, for selectively amplifying said corrected sampled signals by a preselected gain state of a plurality of gain states in a first stage and by a preselected gain state of a plurality of gain states in a second stage to produce an amplified signal; a comparator conductively coupled to receive said amplified signal for comparing said amplified signal with said preselected limit, and for generating an amplification signal to selectively increase amplification by said preselected gain states in said first and second stages; a sample and hold circuit for receiving and holding said amplified signal; and an analog-to-digital converter conductively coupled to said sample and hold circuit to receive said amplified signal for generating said digitized signals, wherein the correction circuit uses the floating point amplifier to generate the corrected sampled signal.
Claim 2
Dependent Claim
363 words
In a data acquisition module of a digital marine seismic system, an analog signal processor for amplifying analog signals received from hydrophones to a level below a preselected limit and for generating digitized signals representative of said analog signals, said processor comprising: a separate sampling circuit for generating a sampled signal for each analog signal, each of said sampling circuits including: an operational amplifier having a negative input, a positive input and an output; first and second switches, each of said switches being substantially identical; and first and second capacitors, each of said capacitors being substantially identical; said first switch and said first capacitor being connected to said positive input, and said second switch and said second capacitor being connected in parallel across said negative input and said output; a multiplexer conductively coupled to receive each of said sampled signals for multiplexing said sampled signals; a microprocessor controlled digital correction circuit conductively coupled to said multiplexer to receive each of said sampled signals and for generating for each of said sampled signals and its respective sampling circuit an error correction voltage representative of an average combined DC offset voltage error and a sampling switch parasitic voltage error, and for summing the negative of said error correction voltage with said sampled signal to generate a corrected sampled signal; a two-stage floating point amplifier conductively coupled to receive each of said corrected sampled signals, for selectively amplifying said corrected sampled signals by a preselected gain state of a plurality of gain states in a first stage and by a preselected gain state of a plurality of gain states in a second stage to produce an amplified signal; a comparator conductively coupled to receive said amplified signal for comparing said amplified signal with said preselected limit, and for generating an amplification signal to selectively increase amplification by said preselected gain states in said first and second stages; a sample and hold circuit for receiving and holding said amplified signal; and an analog-to-digital converter conductively coupled to said sample and hold circuit to receive said amplified signal for generating said digitized signals, wherein the correction circuit uses the floating point amplifier to generate the corrected sampled signal.
Claim 3
Dependent Claim
12 words
The apparatus of claim 1 wherein said first gain state is unity.
Claim 4
Dependent Claim
15 words
The apparatus of claim 1 wherein said amplification is selectively increased in 12 decibel increments.
Claim 5
Dependent Claim
46 words
The processor of any of claims 1-3 wherein the correction circuit sums a first generated average correction voltage with a second generated average correction voltage to produce a final average correction voltage for summing the negative of the final average correction voltage with the sampled signals.
Claim 6
Dependent Claim
23 words
The processor of claim 4 wherein the first and second average correction voltages are each generated by averaging at least ten sampled signals.
Claim 7
Dependent Claim
21 words
The processor of claim 5 wherein the first and second average correction voltages are each generated by averaging sixty-four sampled signals.
Claim 8
Dependent Claim
281 words
In a processor of analog sample signals in a digital marine seismic system, the signals representative of data from hydrophones, the system having preamplifiers for generating the sample signals, a method of generating corrected sample signals, corrected for D.C. offset voltages comprising the steps of: (a) generating first signals representative of the D.C. offset voltages of the preamplifiers; (b) sampling the first signals a plurality of times to generate first error signals; (c) amplifying the first error signals at a first level of amplification to generate first amplified error signals; (d) digitizing the first amplified error signals to generate first digitized error signals; (e) averaging the first digitized error signals to generate first averaged digitized error correction signals; (f) generating first averaged analog error correction signals from the first averaged digitized error correction signals; (g) repeating steps a and b to generate second error signals; (h) summing the negative of the first averaged analog error correction signals with the second error signals to generate summed error signals; (i) amplifying the summed error signals at a second level of amplification which is greater than the first level of amplification to generate second amplified error signals; (j) digitizing the second amplified error signals to generate second digitized error signals; (k) averaging the second digitized error signals to generate second averaged digitized error correction signals; (l) summing the first and second averaged digitized error correction signals to generate summed digitized error correction signals; (m) generating summed analog error correction signals from the summed digitized error correction signals; (n) sampling second signals representative of data from hydrophones; and (o) adding the summed analog error correction signals to the second signals to generate corrected sample signals.
Claim 9
Dependent Claim
281 words
In a processor of analog sample signals in a digital marine seismic system, the signals representative of data from hydrophones, the system having preamplifiers for generating the sample signals, a method of generating corrected sample signals, corrected for D.C. offset voltages comprising the steps of: (a) generating first signals representative of the D.C. offset voltages of the preamplifiers; (b) sampling the first signals a plurality of times to generate first error signals; (c) amplifying the first error signals at a first level of amplification to generate first amplified error signals; (d) digitizing the first amplified error signals to generate first digitized error signals; (e) averaging the first digitized error signals to generate first averaged digitized error correction signals; (f) generating first averaged analog error correction signals from the first averaged digitized error correction signals; (g) repeating steps a and b to generate second error signals; (h) summing the negative of the first averaged analog error correction signals with the second error signals to generate summed error signals; (i) amplifying the summed error signals at a second level of amplification which is greater than the first level of amplification to generate second amplified error signals; (j) digitizing the second amplified error signals to generate second digitized error signals; (k) averaging the second digitized error signals to generate second averaged digitized error correction signals; (l) summing the first and second averaged digitized error correction signals to generate summed digitized error correction signals; (m) generating summed analog error correction signals from the summed digitized error correction signals; (n) sampling second signals representative of data from hydrophones; and (o) adding the summed analog error correction signals to the second signals to generate corrected sample signals.
Claim 10
Dependent Claim
23 words
The method of claim 7 wherein the second level of amplification is at least five times greater than the first level of amplification.
Claim 11
Dependent Claim
23 words
The method of claim 7 wherein the second level of amplification is at least ten times greater than the first level of amplification.
Claim 12
Dependent Claim
44 words
The method of claim 7 wherein the first level of amplification has a gain of 1,024, and the second level of amplification has a gain of 16,384, and wherein in the step of generating a first signal the inputs of the preamplifiers are grounded.
Claim 13
Dependent Claim
15 words
The method of claim 7 wherein the plurality of times is greater than twenty times.
Claim 14
Dependent Claim
32 words
The method of claim 7 wherein the plurality of times is greater than sixty times, and wherein in the step of generating a first signal the inputs of the preamplifiers are grounded.
Claim 15
Dependent Claim
142 words
In a processor of analog sampled signals in a digital marine seismic system, a method of generating corrected analog sampled signals, corrected for amplifier noise and D.C. offset voltages, the signals representative of data from hydrophones, the system having preamplifiers for generating the sampled signals, the method comprising the steps of: (a) generating a first average correction voltage indicative of amplifier noise and D.C. offset voltage at a first level of processor amplification; (b) generating a second average correction voltage indicative of amplifier noise and D.C offset voltage at a second level of processor amplification, wherein the second level is greater than the first level; (c) summing the first and second average correction voltages to generate a final average correction voltage; and (d) summing the negative of the final average correction voltage with the sampled signals to generate corrected analog sampled signals.
Claim 16
Dependent Claim
142 words
In a processor of analog sampled signals in a digital marine seismic system, a method of generating corrected analog sampled signals, corrected for amplifier noise and D.C. offset voltages, the signals representative of data from hydrophones, the system having preamplifiers for generating the sampled signals, the method comprising the steps of: (a) generating a first average correction voltage indicative of amplifier noise and D.C. offset voltage at a first level of processor amplification; (b) generating a second average correction voltage indicative of amplifier noise and D.C offset voltage at a second level of processor amplification, wherein the second level is greater than the first level; (c) summing the first and second average correction voltages to generate a final average correction voltage; and (d) summing the negative of the final average correction voltage with the sampled signals to generate corrected analog sampled signals.
Claim 17
Dependent Claim
21 words
The method of claim 13 wherein each of the first two steps of generating include averaging at least ten sampled signals.
Claim 18
Dependent Claim
19 words
The method of claim 13 wherein each of the first two steps of generating include averaging sixty-four sampled signals.
References Cited (Backward Citations)
US3333247A
Cited
US3241100A
Cited
US3264574A
Cited
US3603972A
Cited
US3671931A
Cited
US3872465A
Cited
US3673398A
Cited
US3936819A
Cited
US3959770A
Cited
US4031504A
Cited
US4104596A
Cited
US4158819A
Cited
US4233677A
Cited
US4366561A
Cited
US4527148A
Cited
US4276619A
Cited
US4473797A
Cited
US4497045A
Cited
US4594692A
Cited
US4677581A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1991-02-15 | 1991-08-17 | 1992-02-16 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1995-02-15 | 1995-08-17 | 1996-02-16 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1999-02-15 | 1999-08-17 | 2000-02-16 | $7700.00 | Window Closed / Lapsed |