US4713814A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Stability testing of semiconductor memories
Assignee: International Business Machines Corp
•
Filing: 1986-03-13
•
Granted: 1987-12-15
•
Expires: 2006-03-13
Abstract
Abstract Design/test technique to facilitate improved long-term stability testing of static memory arrays with high inherent data retention characteristics at extremely small standby current requirements. The test concept is based on the fact that defects in the standby condition system of a memory array have a bearing on the word line standby potential. Detection of word line potentials differing from their nominal value defined for the standby state, i.e., in the unselected operation mode, is accomplished by performing a disturb write operation into the partly or totally unselected array. As a result cells along a defective word line are less disturbed than those along a goood or normal word line. This inverted error pattern is used for screening defect word lines which otherwise would show up as long-term data retention problems.
Inventors
- 👤 Georg Andrusch
- 👤 Joachim Baisch
- 👤 Horst Barsuhn
- 👤 Friedrich C. Wernicke
- 👤 Siegfried K. Wiedmann
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-01 09:17
CPC Classifications
G; G11; G11C; G11C29/00; G11C29/02; G11C29/025; G11C29/04; G11C29/50; G11C29/50016; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G11C11/41
Claims Analysis
Total Claims: 16
Claim 1
Independent Claim
196 words
A method of testing a static semiconductor memory with inherent high data retention characteristics for defects in a standby supply system of said memory, said memory being provided typically in matrix form as an array of memory cells having bit positions arranged at the crosspoints of associated word and bit lines, said method comprising the steps of: storing binary information in said cells in a given state, energizing said word lines so as to place said word lines in a standby mode to maintain said word lines in an unselected state, performing via associated bit lines with said cells in said given storage state during said standby mode a disturb write operation of said cells, and Checking subsequently for the memory cells subjected to the standby/disturb write operation the actual cell states, whereby a change along a word line of the given storage state of one of sid cells is indicative of a defect-free standby supply system of the particular word line, whereas the presence of the given storage state of one of said cells along a word line under test is indicative of a failure in the standby supply system of that particular word line.
Claim 2
Independent Claim
196 words
A method of testing a static semiconductor memory with inherent high data retention characteristics for defects in a standby supply system of said memory, said memory being provided typically in matrix form as an array of memory cells having bit positions arranged at the crosspoints of associated word and bit lines, said method comprising the steps of: storing binary information in said cells in a given state, energizing said word lines so as to place said word lines in a standby mode to maintain said word lines in an unselected state, performing via associated bit lines with said cells in said given storage state during said standby mode a disturb write operation of said cells, and Checking subsequently for the memory cells subjected to the standby/disturb write operation the actual cell states, whereby a change along a word line of the given storage state of one of sid cells is indicative of a defect-free standby supply system of the particular word line, whereas the presence of the given storage state of one of said cells along a word line under test is indicative of a failure in the standby supply system of that particular word line.
Claim 3
Dependent Claim
38 words
A method as set forth in claim 1 wherein said disturb write operation is performed for the cells of the array simultaneously, with all cells being maintained in an unselected state with regard to their word line selection.
Claim 4
Dependent Claim
22 words
A method as set forth in claim 1 wherein disturb write current is being supplied from one or more dc current sources.
Claim 5
Dependent Claim
40 words
A method as set forth in claim 1 wherein said disturb write operation is performed for part of said memory array with only groups of memory cells being kept in an unselected state with regard to their word line selection.
Claim 6
Dependent Claim
31 words
A method as set forth in claim 4 wherein as disturb write current an ac response current is used which is derived from an array part operated in normal full-select fashion.
Claim 7
Dependent Claim
25 words
A method as set forth in claim 4 wherein as disturb write current there is used the back-injection current of normally operated neighbouring array parts.
Claim 8
Dependent Claim
30 words
A method as set forth in claim 1 wherein disturb write current is at least partly comprised of a dynamic current being supplied from one or more ac current sources.
Claim 9
Dependent Claim
28 words
A method as set forth in claim 1 wherein the cycle of said disturb write operation is chosen longer than a normal write operation in a full-select mode.
Claim 10
Dependent Claim
39 words
A method as set forth in claim 8 wherein said disturb write operation is performed over a time period sufficiently long to disturb cells along a defect-free word line but to keep cells along a defective word line undisturbed.
Claim 11
Dependent Claim
21 words
A method as set forth in claim 1 wherein the given storage state is a uniform distribution of similar binary digits.
Claim 12
Dependent Claim
61 words
A method as set forth in claim 1 comprising the steps of: writing in a given word line along all bit addresses binary information of a state opposite to that of said given state, said checking step including reading the cell in said given word line which has been disturbed, and repeating this procedure for each of the remaining word lines.
Claim 13
Dependent Claim
112 words
A testing system for an array of cells located at intersections of word lines and bit lines comprising: means for storing binary information in said cells in an initial storage state, means for energizing said word lines so as to place said word lines in a standby mode to maintain said cells in an unselected state, means for providing a disturb write current applied to said cells via associated bit lines while maintaining the corresponding word lines at standby potential during said standby mode, and means coupled to said cells for determining whether the memory cells of a given word line subjected to said disturb write current changed their initial storage state.
Claim 14
Dependent Claim
112 words
A testing system for an array of cells located at intersections of word lines and bit lines comprising: means for storing binary information in said cells in an initial storage state, means for energizing said word lines so as to place said word lines in a standby mode to maintain said cells in an unselected state, means for providing a disturb write current applied to said cells via associated bit lines while maintaining the corresponding word lines at standby potential during said standby mode, and means coupled to said cells for determining whether the memory cells of a given word line subjected to said disturb write current changed their initial storage state.
Claim 15
Dependent Claim
23 words
A testing system as set forth in claim 12 wherein said means for providing the disturb write current comprises a dc current source.
Claim 16
Dependent Claim
37 words
A testing system as set forth in claim 12 wherein said means for providing the disturb write current comprises an ac current source which is formed by dynamic effects exhibited by other word lines of said array.
References Cited (Backward Citations)
US3995215A
Cited
US4004222A
Cited
GB1569800A
Cited
US4418403A
Cited
US4430735A
Cited
US4503538A
Cited
US4553225A
Cited
US4502140A
Cited
US4606025A
Cited
US4608669A
Cited
US4612630A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1990-12-14 | 1991-06-15 | 1991-12-15 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1994-12-14 | 1995-06-15 | 1995-12-15 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1998-12-14 | 1999-06-15 | 1999-12-15 | $7700.00 | Window Closed / Lapsed |