Patent US4706249A successfully refreshed from Google Patents.
US4706249A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor memory device having error detection/correction function
Assignee: Toshiba Corp
•
Filing: 1985-12-03
•
Granted: 1987-11-10
•
Expires: 2005-12-03
Abstract
Abstract In the semiconductor memory device of the invention, a normal voltage detecting circuit and a high voltage detecting circuit are connected to a terminal for the purpose of receiving a write enable signal. When a signal of normal level is supplied to the terminal, the circuit controls data read or write with respect to a memory cell array in accordance with the level of the write enable signal. An error correction code circuit is rendered operative, and a soft error generated in data read from the memory cell array is corrected. When a high voltage is applied to the terminal, the circuit sets the memory device in the read mode. The circuit detects application of the high voltage to the terminal and supplies a predetermined signal to an ECC control circuit. In response to the signal, the ECC control circuit stops the operation of the ECC circuit. Data without any correction of soft errors is output from the memory device, and testing of hard errors is simplified.
Inventors
- 👤 Kaoru Nakagawa
- 👤 Mitsugi Ogura
- 👤 Kenji Natori
- 👤 Fujio Masuoka
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 15:13
CPC Classifications
G; G06; G06F; G06F11/00; G06F11/07; G06F11/08; G06F11/10; G06F11/1008; G06F11/1076; G11; G11C; G11C29/00; G11C29/04; G11C29/08; G11C29/12; G11C29/38; G11C29/42
Claims Analysis
Total Claims: 13
Claim 1
Independent Claim
225 words
A semiconductor memory device having an error detection/correction function, comprising: a memory cell array consisting of a plurality of memory cells for storing data; means for receiving data to be stored in said memory cell array, generating parity data of the data, and storing the data and the parity data in said memory cell array; means for reading out the data and the corresponding parity data stored in said memory cell array; error correcting means consisting of parity check means for performing a parity check of the data read out by said readout means, in accordance with the data and the corresponding parity data read out from said memory cell array by said readout means, amd corrected data generating means for correcting an error of the data and the corresponding parity data read out from said memory cell array in accordance with an output from said parity check means, and for outputting corrected data and corrected corresponding parity data; and control means, responsive to a control signal, for selectively controlling said error correcting means in a first operation mode for correcting an error of the data and the corresponding parity data read out by said readout means and outputting corrected data and corrected corresponding parity data, and, in a second operation mode, for outputting the data and the corresponding parity data from said readout means.
Claim 2
Dependent Claim
225 words
A semiconductor memory device having an error detection/correction function, comprising: a memory cell array consisting of a plurality of memory cells for storing data; means for receiving data to be stored in said memory cell array, generating parity data of the data, and storing the data and the parity data in said memory cell array; means for reading out the data and the corresponding parity data stored in said memory cell array; error correcting means consisting of parity check means for performing a parity check of the data read out by said readout means, in accordance with the data and the corresponding parity data read out from said memory cell array by said readout means, amd corrected data generating means for correcting an error of the data and the corresponding parity data read out from said memory cell array in accordance with an output from said parity check means, and for outputting corrected data and corrected corresponding parity data; and control means, responsive to a control signal, for selectively controlling said error correcting means in a first operation mode for correcting an error of the data and the corresponding parity data read out by said readout means and outputting corrected data and corrected corresponding parity data, and, in a second operation mode, for outputting the data and the corresponding parity data from said readout means.
Claim 3
Dependent Claim
44 words
A memory device according to claim 1, wherein said memory device further comprises a pad on a semiconductor wafer, said control means is connected to said pad, and said control means is rendered operative in response to the control signal applied to said pad.
Claim 4
Dependent Claim
45 words
A memory device according to claim 1, wherein said memory device further comprises at least one external terminal, said control means is connected to said external terminal, and said control means is rendered operative in response to the control signal applied to said external terminal.
Claim 5
Dependent Claim
57 words
A memory device according to claim 1, wherein said control means receives a signal of a first voltage level, a signal of a second voltage level and a signal of a third voltage level, and sets said error correcting means in the second operation mode upon reception and detection of the signal of the first voltage level.
Claim 6
Dependent Claim
43 words
A memory device according to claim 1, wherein said control means receives first and second signals, and sets said error correcting means in the second operation mode upon reception of the first and second signals generated at timings which have a predetermined relationship.
Claim 7
Dependent Claim
115 words
A memory device according to claim 1, wherein said error correcting means further has error bit detecting means for detecting an error bit of the data and corresponding parity data read out from said memory cell array by said readout means, in accordance with the check result of said parity check means; said corrected data generating means comprises means for inverting logical value of the error bit of the data and corresponding parity data read out from said memory cell array, in accordance with the detection result of said error bit detecting means; and said control means comprises means for controlling an operation of said error bit detecting means in response to the control signal.
Claim 8
Dependent Claim
52 words
A memory device according to claim 1, wherein said control means comprises a switch circuit for selectively outputting the data and corresponding parity data read out from said memory cell array by said readout means, and the corrected data and corresponding data from said correcting means, in response to the control signal.
Claim 9
Dependent Claim
83 words
A memory device according to claim 1, wherein: said control means includes a single terminal, a first control circuit connected to said terminal, and a second control circuit connected to said terminal, said first control circuit generating a first control signal for controlling the memory device when the terminal receives an external signal at one of three voltage levels, and said second control circuit generating a second control signal for selectively controlling said error correcting means when said terminal receives the external signal.
Claim 10
Dependent Claim
46 words
A memory device according to claim 8, wherein: said first control circuit comprises a first inverter circuit and said second control circuit comprises a second inverter circuit, said second inverter circuit outputting a disable signal at times when said correcting means operates in the second mode.
Claim 11
Dependent Claim
16 words
A memory device according to claim 8, wherein the memory device is fabricated in one chip.
Claim 12
Dependent Claim
112 words
A memory device according to claim 8, wherein: the first control circuit sets the memory device in a write mode at times when the external signal is at a third voltage, and sets the memory device in a read mode at times when the external signal is at one of a first and a second voltage level; and the second control circuit sets the error correcting means in the first operation mode at times when the external signal is at one of the second and a third voltage level, and sets the error correcting means in the second operation mode at times when the external signal is at the first voltage level.
Claim 13
Dependent Claim
81 words
A memory device according to claim 1, wherein: said control means includes a cuttable fuse element having one end at a predetermined potential and another end connected to said error correcting means, the error correction means being connected to the predetermined potential and functioning in the second mode at times when the fuse is not cut and the error correction means not being connected to the predetermined potential and functioning in the first mode at times when the fuse is cut.
References Cited (Backward Citations)
US3836957A
Cited
US4058851A
Cited
US4296494A
Cited
US4336611A
Cited
US4412314A
Cited
US4461003A
Cited
US4493081A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1990-11-09 | 1991-05-11 | 1991-11-10 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1994-11-09 | 1995-05-11 | 1995-11-10 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1998-11-09 | 1999-05-11 | 1999-11-10 | $7700.00 | Window Closed / Lapsed |