← Back to Patent Explorer
US4696002A Expired / Lapsed US ⏱️ 0.0 years remaining

Resetting circuit for microprocessors

Assignee: Robert Bosch GmbH
•
Filing: 1985-03-20
•
Granted: 1987-09-22
•
Expires: 2005-03-20
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A reset circuit is suggested for a microprocessor with which the microprocessor is reset, if the predetermined program ranges are left. During each cyclical input signal it is determined whether an output signal appears after a predetermined time. If this is not the case the reset process is performed. The reset process is also initiated if a predetermined output of the microprocessor remains in a defined position over an unduly long time.

Inventors

  • 👤 Richard Schleupen
  • 👤 Ulrich Mayer
  • 👤 Bernhard Bauer
  • 👤 Arnd M. Langner

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-24 23:00
CPC Classifications
G; G06; G06F; G06F11/00; G06F11/07; G06F11/0703; G06F11/0751; G06F11/0754; G06F11/0757; G06F1/00; G06F1/24; G06F11/14; G06F11/1402; G06F11/1415

Claims Analysis

Total Claims: 7
Claim 1
Independent Claim 113 words
In a reset circuit for a microprocessor, in particular for a micro-processor for controlling systems in motor vehicles, said microprocessor being cyclically fed from a system to be controlled by input signals fed at an input of said microprocessor, said microprocessor having an output at which output signals are emitted, the improvement comprising means for receiving and combining said input signals with said output signals, said means (17 to 20, 40 to 43, 50 to 55) being connected to said input and output, respectively, and generating reset signals for said microprocessor if a predetermined output signal at said output of the microprocessor does not follow a switching signal of the cyclically fed signals.
Claim 2
Dependent Claim 113 words
In a reset circuit for a microprocessor, in particular for a micro-processor for controlling systems in motor vehicles, said microprocessor being cyclically fed from a system to be controlled by input signals fed at an input of said microprocessor, said microprocessor having an output at which output signals are emitted, the improvement comprising means for receiving and combining said input signals with said output signals, said means (17 to 20, 40 to 43, 50 to 55) being connected to said input and output, respectively, and generating reset signals for said microprocessor if a predetermined output signal at said output of the microprocessor does not follow a switching signal of the cyclically fed signals.
Claim 3
Dependent Claim 25 words
Reset circuit in accordance with claim 1, further including a switch (16) connected to said input to supress the reset signals for a short time.
Claim 4
Dependent Claim 29 words
Reset circuit in accordance with claim 2, including means operative to arrest the switch (16) for a predetermined time when a signal to be fed to said microprocessor appears.
Claim 5
Dependent Claim 51 words
Reset circuit in accordance with claim 1, wherein said microprocessor has a further output (PC5), and wherein the reset signals are generated if, after a switching signal of the cyclically fed signals, at least said further output (PC5) of the microprocessor remains longer in a predetermined position than a predetermined time.
Claim 6
Dependent Claim 48 words
Reset circuit in accordance with claim 1, further including a condenser (24) connected to said microprocessor, and resistors (23, 25, 26) connected to said condensor, and wherein a reset pulse is triggered by charging or discharging of said condenser (24) by means of said resistors (23, 25, 26).
Claim 7
Dependent Claim 30 words
Reset circuit in accordance with claim 5, further including diodes (28) connected to said resistors so that the resistors are bridgeable, at least partially, by means of said diodes (28).

References Cited (Backward Citations)

US4528629A Cited
US4586180A Cited
US4538273A Cited
US4586179A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1990-09-21 1991-03-23 1991-09-22 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1994-09-21 1995-03-23 1995-09-22 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1998-09-21 1999-03-23 1999-09-22 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag