US4538273A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Dual input watchdog timer
Assignee: Honeywell Inc
•
Filing: 1982-11-12
•
Granted: 1985-08-27
•
Expires: 2002-11-12
Abstract
Abstract A dual input watchdog timer for a processor having a dual input circuit with first and second inputs and an output, the first and second inputs receiving signals from different software modules of the processor and the output for supplying a reinitialization signal to the processor if the dual input circuit improperly receives the signals to its inputs within a predetermined amount of time.
Inventors
- 👤 George A. Lasser
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-25 12:35
CPC Classifications
G; G06; G06F; G06F11/00; G06F11/07; G06F11/0703; G06F11/0751; G06F11/0754; G06F11/0757
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
93 words
A dual input watchdog timer for processor means comprising: dual input means having first and second inputs and having at least one output; input connecting means for connecting said first and second inputs to a processor means such that said inputs receive signals from different software modules of said processor means; and, output connecting means responsive to said at least one output of said dual input means for providing a reinitialization signal to said processor if said dual input means improperly receives said signals to said inputs within a predetermined amount of time.
Claim 2
Dependent Claim
93 words
A dual input watchdog timer for processor means comprising: dual input means having first and second inputs and having at least one output; input connecting means for connecting said first and second inputs to a processor means such that said inputs receive signals from different software modules of said processor means; and, output connecting means responsive to said at least one output of said dual input means for providing a reinitialization signal to said processor if said dual input means improperly receives said signals to said inputs within a predetermined amount of time.
Claim 3
Dependent Claim
26 words
The dual input watchdog timer of claim 1 wherein said dual input means comprises a switch having said first and second inputs and said output means.
Claim 4
Dependent Claim
40 words
The dual input watchdog timer of claim 2 wherein said switch comprises a D flip-flop and wherein said first input is a D input to said D flip-flop and said second input is a clock input to said D flip-flop.
Claim 5
Dependent Claim
70 words
The dual input watchdog timer of claim 3 wherein said output connecting means comprises counter means having an input connected to said at least one output of said D flip-flop and a second input for receiving a clock input and having an output for providing said reinitialization signal when said counter means counts a predetermined number of pulses from said clock input before receiving an input from said D flip-flop.
Claim 6
Dependent Claim
86 words
The dual input watchdog timer of claim 4 wherein said at least one output comprises a non-inverted output and an inverted output and wherein said counter means comprises first and second counters, said first counter having a first input connected to said non-inverted output from said D flip-flop and said second counter having a first input connected to said inverted output from said D flip-flop, said first and second counters having second inputs connected to receive said clock pulses, each of said counters having an output.
Claim 7
Dependent Claim
53 words
The dual input watchdog timer of claim 5 wherein said counter means comprises an OR gate having a first input connected to the output of said first counter and a second input connected to the output of said second counter and having an output for supplying said reinitialization pulse to said processor means.
Claim 8
Dependent Claim
72 words
The dual input watchdog timer of claim 1 wherein said output connecting means comprises counter means having an input connected to said at least one output of said dual input means and a second input for receiving a clock input and having an output for providing said reinitialization signal when said counter means counts a predetermined number of pulses from said clock input before receiving an input from said dual input means.
Claim 9
Dependent Claim
85 words
The dual input watchdog timer of claim 7 wherein said at least one output comprises first and second outputs and wherein said counter means comprises first and second counters, said first counter having a first input connected to said first output from said dual input means and said second counter having a first input connected to said second output from said dual input means, said first and second counters having second inputs connected to receive said clock pulses, each of said counters having an output.
Claim 10
Dependent Claim
53 words
The dual input watchdog timer of claim 8 wherein said counter means comprises an OR gate having a first input connected to the output of said first counter and a second input connected to the output of said second counter and having an output for supplying said reinitialization pulse to said processor means.
References Cited (Backward Citations)
US4072852A
Cited
US4090239A
Cited
US4118792A
Cited
US4162526A
Cited
US4270168A
Cited
DE2846890A1
Cited
US4339801A
Cited
US4354248A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1988-08-26 | 1989-02-25 | 1989-08-27 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1992-08-26 | 1993-02-25 | 1993-08-27 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1996-08-26 | 1997-02-25 | 1997-08-27 | $7700.00 | Window Closed / Lapsed |