← Back to Patent Explorer
US4685200A Expired / Lapsed US ⏱️ 0.0 years remaining

Low internal temperature technique for hermetic sealing of microelectronic enclosures

Assignee: Analog Devices Inc
•
Filing: 1982-01-18
•
Granted: 1987-08-11
•
Expires: 2002-01-18
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A technique for enclosing microelectronic circuit elements in hermetically sealed packages comprising a planar ceramic substrate with a box-like ceramic cover sealed thereto by a fused glass coating. The glass sealant is applied to the substrate in the form of a paste which thereafter is fired at high temperature and cooled to produce a smooth glass coating. With the cover in place on the substrate, the glass coating is remelted by heat developed by infra-red radiation developed by four line-focussed radiant heaters at the four sides of the package. The radiation of each heater is focussed at the interface line between the cover and the substrate. Because the radiant heat is concentrated along the interface line, unwanted heat transfer into the package is minimized, and the temperature is prevented from rising sufficiently to damage heat-sensitive elements. Upon removal of the radiant heat, the glass hardens in a condition of fusion and/or chemical bonding with the cover and substrate providing true hermetic sealing.

Inventors

  • 👤 Delip R. Bokil

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-27 22:38
CPC Classifications
H; H10; H10P; H10P72/00; H10P72/04; H10P72/0441

Claims Analysis

Total Claims: 3
Claim 1
Independent Claim 151 words
The method of packaging temperature-sensitive microelectronic devices, including hybrid integrated circuits, supported on a rigid hermetic planar substrate, comprising the steps of: applying a meltable hermetic sealing material to a closed path defined by the interface between said substrate and a hermetic box-like cover surrounding the region for said microelectric devices; placing on said substrate said heremitic box-like cover having side walls aligned with and contacting said sealing material completely around said closed path; applying line-focused infra-red radiation onto the portions of both said substrate and said cover which are immediately adjacent the interface therebetween for a time sufficient to melt said sealing material to provide for interaction thereof with said substrate and said cover; sensing relative movement between said box-like cover and said substrate resulting from the melting of said sealing material; and removing said application of infra-red radiation in response to a sensed predetermined extent of said relative movement.
Claim 2
Independent Claim 151 words
The method of packaging temperature-sensitive microelectronic devices, including hybrid integrated circuits, supported on a rigid hermetic planar substrate, comprising the steps of: applying a meltable hermetic sealing material to a closed path defined by the interface between said substrate and a hermetic box-like cover surrounding the region for said microelectric devices; placing on said substrate said heremitic box-like cover having side walls aligned with and contacting said sealing material completely around said closed path; applying line-focused infra-red radiation onto the portions of both said substrate and said cover which are immediately adjacent the interface therebetween for a time sufficient to melt said sealing material to provide for interaction thereof with said substrate and said cover; sensing relative movement between said box-like cover and said substrate resulting from the melting of said sealing material; and removing said application of infra-red radiation in response to a sensed predetermined extent of said relative movement.
Claim 3
Dependent Claim 35 words
The method of claim 1 wherein said line-focused infra-red radiation is applied by simultaneously applying said radiation only to the portions of both said substrate and said cover which are immediately adjacent the interface therebetween.

References Cited (Backward Citations)

US3283124A Cited
US3404215A Cited
US3586813A Cited
US3683146A Cited
NL7200194A Cited
US3735211A Cited
US4005457A Cited
US4291815A Cited
US4291815B1 Cited
JPS56158458A Cited
US4400870A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1990-08-10 1991-02-09 1991-08-11 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1994-08-10 1995-02-09 1995-08-11 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1998-08-10 1999-02-09 1999-08-11 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag